
Matirx Multiply (Memory and Data Locality)



Slide credit: Slides adapted from © David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2016



A Basic Matrix Multiplication

```
_global___ void MatrixMulKernel(float* M, float* N, float* P, int Width) {
```

// Calculate the row index of the P element and M
int Row = blockIdx.y*blockDim.y+threadIdx.y;

// Calculate the column index of P and N
int Col = blockIdx.x*blockDim.x+threadIdx.x;

```
if ((Row < Width) && (Col < Width)) {
  float Pvalue = 0;
  // each thread computes one element of the block sub-matrix
  for (int k = 0; k < Width; ++k) {
    Pvalue += M[Row*Width+k]*N[k*Width+Col];
  }
}</pre>
```

Example – Matrix Multiplication

_global___ void MatrixMulKernel(float* M, float* N, float* P, int Width) {


// Calculate the row index of the P element and M
int Row = blockIdx.y*blockDim.y+threadIdx.y;

// Calculate the column index of P and N
int Col = blockIdx.x*blockDim.x+threadIdx.x;


```
if ((Row < Width) && (Col < Width)) {
  float Pvalue = 0;
  // each thread computes one element of the block sub-matrix
  for (int k = 0; k < Width; ++k) {
    Pvalue += M[Row*Width+k]*N[k*Width+Col];
  }
  P[Row*Width+Col] = Pvalue;</pre>
```

A Toy Example: Thread to P Data Mapping

. *




Calculation of P_{0.0} and P_{0.1}




Tiled parallel algorithms

Global Memory Access Pattern of the Basic Matrix Multiplication Kernel

Global Memory






Focus the computation of threads on one or a small number of tiles at each point in time

Tiling/Blocking - Basic Idea Global Memory . • • 1 \checkmark \checkmark **On-chip** Memory Thread 2 Thread 1 LIGH


Tiling needs synchronization

- Good: when threads have similar access timing



Barrier Synchronization for Tiling

0



Outline of Tiling Technique


- Identify a tile of global memory contents that are accessed by multiple threads
- Load the tile from global memory into on-chip memory
- Use barrier synchronization to make sure that all threads are ready to start the phase
- Have the multiple threads to access their data from the on-chip memory
- Use barrier synchronization to make sure that all threads have completed the current phase
- Move on to the next tile

R When poll is active, respond at **PollEv.com/marcuschow119**

What factors may influence your choice of tile size?


Start the presentation to see live content. For screen share software, share the entire screen. Get help at pollev.com/app

Tiled matrix multiplication



Tiled Matrix Multiplication

- Break up the execution of each thread into phases
- so that the data accesses by the thread block in each phase are focused on one tile of M and one tile of N
- The tile is of BLOCK_SIZE elements in each dimension




Loading a Tile

- All threads in a block participate


Each thread loads one M element and one N element in tiled code




Phase 0 Load for Block (0,0)




Phase 0 Use for Block (0,0) (iteration 0)



Phase 0 Use for Block (0,0) (iteration 1)




Phase 1 Load for Block (0,0)




Phase 1 Use for Block (0,0) (iteration 0)

• •



Phase 1 Use for Block (0,0) (iteration 1)

. .



Execution Phases of Toy Example

.0

| thread _{0,0} | Phase 0 | | | Phase 1 | | |
|-----------------------|---|---|--|--|--|--|
| | $\begin{array}{c} \mathbf{M_{0,0}} \\ \downarrow \\ \mathbf{Mds_{0,0}} \end{array}$ | $egin{array}{c} \mathbf{N}_{0,0} \ \downarrow \ \mathbf{Nds}_{0,0} \end{array}$ | $\begin{array}{l} PValue_{0,0} += \\ Mds_{0,0}^*Nds_{0,0} + \\ Mds_{0,1}^*Nds_{1,0} \end{array}$ | M _{0,2} ↓ Mds _{0,0} | $\begin{matrix} \mathbf{N_{2,0}} \\ \downarrow \\ \mathbf{Nds}_{0,0} \end{matrix}$ | $\begin{array}{l} PValue_{0,0} += \\ Mds_{0,0}^*Nds_{0,0} + \\ Mds_{0,1}^*Nds_{1,0} \end{array}$ |
| thread _{0,1} | $egin{array}{c} \mathbf{M}_{0,1} \ \downarrow \ \mathbf{Mds}_{0,1} \end{array}$ | $\begin{matrix} \mathbf{N_{0,1}} \\ \downarrow \\ \mathbf{Nds}_{1,0} \end{matrix}$ | $\begin{array}{l} PValue_{0,1} += \\ Mds_{0,0}^*Nds_{0,1} + \\ Mds_{0,1}^*Nds_{1,1} \end{array}$ | $\mathbf{M}_{0,3}$ \downarrow $\mathrm{Mds}_{0,1}$ | $\begin{matrix} \mathbf{N}_{2,1} \\ \downarrow \\ \mathbf{N}ds_{0,1} \end{matrix}$ | $\begin{array}{l} PValue_{0,1} += \\ Mds_{0,0} *Nds_{0,1} + \\ Mds_{0,1} *Nds_{1,1} \end{array}$ |
| thread _{1,0} | $\begin{array}{c} \mathbf{M_{1,0}} \\ \downarrow \\ \mathbf{Mds_{1,0}} \end{array}$ | $\begin{array}{c} \mathbf{N_{1,0}} \\ \downarrow \\ \mathbf{Nds_{1,0}} \end{array}$ | $\begin{array}{l} PValue_{1,0} += \\ Mds_{1,0}^*Nds_{0,0} + \\ Mds_{1,1}^*Nds_{1,0} \end{array}$ | $\mathbf{M}_{1,2} \\\downarrow \\ \mathbf{Mds}_{1,0}$ | $\begin{matrix} \mathbf{N}_{3,0} \\ \downarrow \\ \mathbf{N}ds_{1,0} \end{matrix}$ | $\begin{array}{l} PValue_{1,0} += \\ Mds_{1,0}^*Nds_{0,0} + \\ Mds_{1,1}^*Nds_{1,0} \end{array}$ |
| thread _{1,1} | $\begin{array}{c} \mathbf{M_{1,1}} \\ \downarrow \\ \mathbf{Mds_{1,1}} \end{array}$ | $\begin{matrix} \mathbf{N_{1,1}} \\ \downarrow \\ Nds_{1,1} \end{matrix}$ | $\begin{array}{l} PValue_{1,1} += \\ Mds_{1,0}^*Nds_{0,1} + \\ Mds_{1,1}^*Nds_{1,1} \end{array}$ | $\mathbf{M_{1,3}} \\ \downarrow \\ Mds_{1,1}$ | $\begin{matrix} \mathbf{N}_{3,1} \\ \downarrow \\ \mathrm{Nds}_{1,1} \end{matrix}$ | $\begin{array}{l} PValue_{1,1} += \\ Mds_{1,0}^*Nds_{0,1} + \\ Mds_{1,1}^*Nds_{1,1} \end{array}$ |

time

Execution Phases of Toy Example (cont.)

| thread _{0,0} | Phase 0 | | | Phase 1 | | |
|-----------------------|--|---|--|--|--|--|
| | $egin{array}{c} \mathbf{M}_{0,0} \ \downarrow \ \mathbf{Mds}_{0,0} \end{array}$ | N _{0,0} ↓ Nds _{0,0} | $\begin{array}{l} PValue_{0,0} += \\ Mds_{0,0} * Nds_{0,0} + \\ Mds_{0,1} * Nds_{1,0} \end{array}$ | $\mathbf{M_{0,2}} \downarrow \mathbf{Mds_{0,0}}$ | $\begin{vmatrix} \mathbf{N}_{2,0} \\ \downarrow \\ \mathbf{N}ds_{0,0} \end{vmatrix}$ | $\begin{array}{l} PValue_{0,0} += \\ Mds_{0,0}*Nds_{0,0} + \\ Mds_{0,1}*Nds_{1,0} \end{array}$ |
| thread _{0,1} | $\begin{array}{c} \mathbf{M_{0,1}}\\ \downarrow\\ \mathbf{Mds_{0,1}} \end{array}$ | $egin{array}{c} \mathbf{N_{0,1}} \\ \downarrow \\ \mathrm{Nds}_{1,0} \end{array}$ | $\begin{array}{l} PValue_{0,1} += \\ Mds_{0,0} * Nds_{0,1} + \\ Mds_{0,1} * Nds_{1,1} \end{array}$ | $\mathbf{M}_{0,3}$ \downarrow $\mathrm{Mds}_{0,1}$ | $\begin{matrix} \mathbf{N}_{2,1} \\ \downarrow \\ \mathbf{N}ds_{0,1} \end{matrix}$ | $\begin{array}{l} PValue_{0,1} += \\ Mds_{0,0}*Nds_{0,1} + \\ Mds_{0,1}*Nds_{1,1} \end{array}$ |
| thread _{1,0} | $\begin{matrix} \mathbf{M_{1,0}} \\ \downarrow \\ \mathbf{Mds}_{1,0} \end{matrix}$ | $\begin{array}{c} \mathbf{N_{1,0}} \\ \downarrow \\ \mathbf{Nds}_{1,0} \end{array}$ | $\begin{array}{l} PValue_{1,0} += \\ Mds_{1,0} *Nds_{0,0} + \\ Mds_{1,1} *Nds_{1,0} \end{array}$ | $\mathbf{M_{1,2}} \\\downarrow \\ Mds_{1,0}$ | $\begin{matrix} \mathbf{N}_{3,0} \\ \downarrow \\ \mathbf{N}ds_{1,0} \end{matrix}$ | $\begin{array}{l} PValue_{1,0} += \\ Mds_{1,0}*Nds_{0,0} + \\ Mds_{1,1}*Nds_{1,0} \end{array}$ |
| thread _{1,1} | $\mathbf{M}_{1,1} \\ \downarrow \\ Mds_{1,1}$ | $\begin{array}{c} \mathbf{N_{1,1}} \\ \downarrow \\ \mathbf{Nds_{1,1}} \end{array}$ | $\begin{array}{l} PValue_{1,1} += \\ Mds_{1,0}^*Nds_{0,1} + \\ Mds_{1,1}^*Nds_{1,1} \end{array}$ | $\mathbf{M_{1,3}} \\ \downarrow \\ \mathbf{Mds}_{1,1}$ | $\mathbf{N}_{3,1}$ \downarrow $\mathrm{Nds}_{1,1}$ | $\begin{array}{l} PValue_{1,1} += \\ Mds_{1,0} * Nds_{0,1} + \\ Mds_{1,1} * Nds_{1,1} \end{array}$ |


Shared memory allows each value to be accessed by multiple threads


Barrier Synchronization


- Synchronize all threads in a block
 _____syncthreads()
- All threads in the same block must reach the ____syncthreads() before any of the them can move on
 - Best used to coordinate the phased execution tiled algorithms
 - To ensure that all elements of a tile are loaded at the beginning of a phase
 - To ensure that all elements of a tile are consumed at the end of a phase




Tiled matrix multiplication kernel









M and N are dynamically allocated - use 1D indexing

•

.

M[Row][p*TILE_WIDTH+tx] M[Row*Width + p*TILE_WIDTH + tx]

N[p*TILE_WIDTH+ty][Col] N[(p*TILE_WIDTH+ty)*Width + Col]

where p is the sequence number of the current phase

Tiled Matrix Multiplication Kernel

_global__ void MatrixMulKernel(float* M, float* N, float* P, Int Width)

```
__shared__ float ds_M[TILE_WIDTH][TILE_WIDTH];
__shared__ float ds_N[TILE_WIDTH][TILE_WIDTH];
```

```
int bx = blockIdx.x; int by = blockIdx.y;
int tx = threadIdx.x; int ty = threadIdx.y;
```

```
int Row = by * blockDim.y + ty;
int Col = bx * blockDim.x + tx;
float Pvalue = 0;
```

// Loop over the M and N tiles required to compute the P element
for (int p = 0; p < n/TILE_WIDTH; ++p) {
 // Collaborative loading of M and N tiles into shared memory
 ds_M[ty][tx] = M[Row*Width + p*TILE_WIDTH+tx];
 ds_N[ty][tx] = N[(t*TILE_WIDTH+ty)*Width + Col];
 syncthreads();</pre>

for (int i = 0; i < TILE_WIDTH; ++i)Pvalue += ds_M[ty][i] * ds_N[i][tx];
 synchthreads();</pre>

Tiled Matrix Multiplication Kernel

_global__ void MatrixMulKernel(float* M, float* N, float* P, Int Width)

```
__shared__ float ds_M[TILE_WIDTH][TILE_WIDTH];
__shared__ float ds_N[TILE_WIDTH][TILE_WIDTH];
```

```
int bx = blockIdx.x; int by = blockIdx.y;
int tx = threadIdx.x; int ty = threadIdx.y;
```

```
int Row = by * blockDim.y + ty;
int Col = bx * blockDim.x + tx;
float Pvalue = 0;
```

```
// Loop over the M and N tiles required to compute the P element
for (int p = 0; p < n/TILE_WIDTH; ++p) {
    // Collaborative loading of M and N tiles into shared memory
    ds_M[ty][tx] = M[Row*Width + p*TILE_WIDTH+tx];
    ds_N[ty][tx] = N[(t*TILE_WIDTH+ty)*Width + Col];
    __syncthreads();</pre>
```

for (int i = 0; i < TILE_WIDTH; ++i)Pvalue += ds_M[ty][i] * ds_N[i][tx];
__synchthreads();</pre>

Tiled Matrix Multiplication Kernel

_global__ void MatrixMulKernel(float* M, float* N, float* P, Int Width)

```
__shared__ float ds_M[TILE_WIDTH][TILE_WIDTH];
__shared__ float ds_N[TILE_WIDTH][TILE_WIDTH];
```

```
int bx = blockIdx.x; int by = blockIdx.y;
int tx = threadIdx.x; int ty = threadIdx.y;
```

```
int Row = by * blockDim.y + ty;
int Col = bx * blockDim.x + tx;
float Pvalue = 0;
```

```
// Loop over the M and N tiles required to compute the P element for (int p = 0; p < n/TILE_WIDTH; ++p) {
```

```
// Collaborative loading of M and N tiles into shared memory
ds_M[ty][tx] = M[Row*Width + p*TILE_WIDTH+tx];
ds_N[ty][tx] = N[(t*TILE_WIDTH+ty)*Width + Col];
syncthreads();
```

for (int i = 0; i < TILE_WIDTH; ++i)Pvalue += ds_M[ty][i] * ds_N[i][tx];
__synchthreads();</pre>

Tile (Thread Block) Size Considerations

- Each thread block should have many threads
 - TILE_WIDTH of 16 gives 16*16 = 256 threads
 - TILE_WIDTH of 32 gives 32*32 = 1024 threads
- For 16, in each phase, each block performs 2*256 = 512 float loads from global memory for 256 * (2*16) = 8,192 mul/add operations. (16 floating-point operations for each memory load)

For 32, in each phase, each block performs 2*1024 = 2048 float loads from global memory for 1024 * (2*32) = 65,536 mul/add operations. (32 floating-point operation for each memory load)


Shared Memory and Threading

- For an SM with 16KB shared memory
 - Shared memory size is implementation dependent!
 - For TILE_WIDTH = 16, each thread block uses 2*256*4B = 2KB of shared memory.
 - For 16KB shared memory, one can potentially have up to 8 thread blocks executing
 - This allows up to 8*512 = 4,096 pending loads. (2 per thread, 256 threads per block)
 - The next TILE_WIDTH 32 would lead to 2*32*32*4 Byte= 8K Byte shared memory usage per thread block, allowing 2 thread blocks active at the same time
 - However, in a GPU where the thread count is limited to 1536 threads per SM, the number of blocks per SM is reduced to one!
 - Each _____syncthread() can reduce the number of active threads for a block

More thread blocks can be advantageous

R When poll is active, respond at **PollEv.com/marcuschow119**

How can we modify this kernel to handle matrix of any size?




Handling arbitrary matrix sizes in tiled algorithms

Handling Matrix of Arbitrary Size


- The tiled matrix multiplication kernel we presented so far can handle only square matrices whose dimensions (Width) are multiples of the tile width (TILE_WIDTH)
 - However, real applications need to handle arbitrary sized matrices.
 - One could pad (add elements to) the rows and columns into multiples of the tile size, but would have significant space and data transfer time overhead.
- We will take a different approach.

Phase 1 Loads for Block (0,0) for a 3x3 Example



Phase 1 Use for Block (0,0) (iteration 0)


. . . .



Phase 1 Use for Block (0,0) (iteration 1)


.

0.0



to their P elements.


Phase 0 Loads for Block (1,1) for a 3x3 Example



A "Simple" Solution


- When a thread is to load any input element, test if it is in the valid index range
 - If valid, proceed to load
 - Else, do not load, just write a 0
- Rationale: a 0 value will ensure that the multiply-add step does not affect the final value of the output element
- The condition tested for loading input elements is different from the test for calculating output P element
 - A thread that does not calculate valid P element can still participate in loading input tile elements

Phase 1 Use for Block (0,0) (iteration 1)




Boundary Condition for Input M Tile

- Each thread loads
 - M[Row][p*TILE_WIDTH+tx]
 - M[Row*Width + p*TILE_WIDTH+tx]
- Need to test
 - (Row < Width) && (p*TILE_WIDTH+tx < Width)</p>
 - If true, load M element
 - Else , load 0



Boundary Condition for Input N Tile

- Each thread loads
 - N[p*TILE_WIDTH+ty][Col]
 - N[(p*TILE_WIDTH+ty)*Width+ Col]
 - Need to test
 - (p*TILE_WIDTH+ty < Width) && (Col< Width)</p>
 - If true, load N element
 - Else , load 0



Loading Elements – with boundary check

for (int p = 0; p < (Width-1) / TILE_WIDTH + 1; ++p) { 8

```
if(Row < Width && t * TILE WIDTH+tx < Width) {
```

ds_M[ty][tx] = M[Row * Width + p * TILE_WIDTH + tx];

```
else {
```

++

++

```
ds_M[ty][tx] = 0.0;
```

```
if (p*TILE_WIDTH+ty < Width && Col < Width) {
++
```

```
ds_N[ty][tx] = N[(p*TILE_WIDTH + ty) * Width + Col];
10
      } else {
```

```
ds_N[ty][tx] = 0.0;
```

```
_syncthreads();
11
```

Inner Product – Before and After

- ++ if(Row < Width && Col < Width) {
- 12 for (int i = 0; i < TILE_WIDTH; ++i) {
- 13 Pvalue += ds_M[ty][i] * ds_N[i][tx];
- 14 ____syncthreads();
- 15 } /* end of outer for loop */
- ++ if (Row < Width && Col < Width)
- 16 P[Row*Width + Col] = Pvalue;
- } /* end of kernel */

Some Important Points

- For each thread the conditions are different for
 - Loading M element
 - Loading N element
 - Calculating and storing output elements
 - The effect of control divergence should be small for large matrices

Handling General Rectangular Matrices

- In general, the matrix multiplication is defined in terms of rectangular matrices
 - j x k M matrix multiplied with a k x l N matrix results in a j x l P matrix
- We have presented square matrix multiplication, a special case
- The kernel function needs to be generalized to handle general rectangular matrices
 - The Width argument is replaced by three arguments: j, k, l
 - When Width is used to refer to the height of M or height of P, replace it with j
 - When Width is used to refer to the width of M or height of N, replace it with k
 - When Width is used to refer to the width of N or width of P, replace it with I

Tiled Matrix multiply control divergence

Performance Impact of Control Divergence


- Boundary condition checks are vital for complete functionality and robustness of parallel code
 - The tiled matrix multiplication kernel has many boundary condition checks
 - The concern is that these checks may cause significant performance degradation
 - For example, see the tile loading code below:

```
if (p*TILE_WIDTH+ty < Width && Col < Width) {
    ds_N[ty][tx] = N[(p*TILE_WIDTH + ty) * Width + Col];
} else {
    ds_N[ty][tx] = 0.0;</pre>
```

Two types of blocks in loading M Tiles

1. Blocks whose tiles are all within valid range until the last phase.

- 2. Blocks whose tiles are partially outside the valid range all the way




Analysis of Control Divergence Impact

- Assume 16x16 tiles and thread blocks
- Each thread block has 8 warps (256/32)
- Assume square matrices of 100x100
- Each thread will go through 7 phases (ceiling of 100/16)
- There are 49 thread blocks (7 in each dimension)



Control Divergence in Loading M Tiles

- Assume 16x16 tiles and thread blocks
- Each thread block has 8 warps (256/32)
- Assume square matrices of 100x100
- Each warp will go through 7 phases (ceiling of 100/16)
- There are 42 (6*7) Type 1 blocks, with a total of 336 (8*42) warps
- They all have 7 phases, so there are 2,352 (336*7) warp-phases T




The warps have control divergence only in their last phase
336 warp-phases have control divergence

Control Divergence in Loading M Tiles (Type 2)


- Type 2: the 7 block assigned to load the bottom tiles, with a total of 56 (8*7) warps
- They all have 7 phases, so there are 392 (56*7) warp-phases
- The first 2 warps in each Type 2 block will stay within the valid range until the last phase
- The 6 remaining warps stay outside the valid range
- So, only 14 (2*7) warp-phases have control divergence





Overall Impact of Control Divergence

- Type 1 Blocks: 336 out of 2,352 warp-phases have control divergence
- Type 2 Blocks: 14 out of 392 warp-phases have control divergence
- The performance impact is expected to be less than 12% (350/2,944 or (336+14)/(2352+14))



Additional Comments

- The calculation of impact of control divergence in loading N tiles is somewhat different and is left as an exercise
 - The estimated performance impact is data dependent.
 - For larger matrices, the impact will be significantly smaller
- In general, the impact of control divergence for boundary condition checking for large input data sets should be insignificant
 - One should not hesitate to use boundary checks to ensure full functionality
- The fact that a kernel is full of control flow constructs does not mean that there will be heavy
 occurrence of control divergence
- We will cover some algorithm patterns that naturally incur control divergence (such as parallel reduction) in the Parallel Algorithm Patterns modules