Advanced Operating Systems (CS 202)

Memory Consistency, Cache Coherence and Synchronization (Part II)

(some cache coherence slides adapted from Ian Watson; some memory consistency slides from Sarita Adve)



Concurrency and Memory Consistency

References:

- Shared Memory Consistency Models: A Tutorial, Sarita V. Adve & Kourosh Gharachorloo, September 1995
- A primer on memory consistency and cache coherence, Sorin, Hill and wood, 2011 (chapters 3 and 4)
- Memory Models: A Case for Rethinking Parallel Languages and Hardware, Adve and Boehm, 2010





Memory Consistency

- > Formal specification of memory semantics
- Guarantees as to how shared memory will behave on systems with multiple processors
- Ordering of reads and writes
- Essential for programmer (OS writer!) to understand



Why Bother?

- > Memory consistency models affect everything
 - > Programmability
 - > Performance
 - Portability
- > Model must be defined at all levels
- > Programmers and system designers care



Uniprocessor Systems

- > Memory operations occur:
 - One at a time
 - > In program order
- > Read returns value of last write
 - Only matters if location is the same or dependent
 - Many possible optimizations

> Intuitive!



How does a core reorder? (1)

- Store-store reordering:
 - Non-FIFO write buffer
- > Load-load or load-store/store-load reordering:
 - > Out of order execution
- Should the hardware prevent any of this behavior?



Multiprocessor: Example

TABLE 3.1: Should r2 Always be Set to NEW?				
Core C1	Core C2	Comments		
S1: Store data = NEW;		/* Initially, data = 0 & flag \neq SET */		
S2: Store flag = SET;	L1: Load $r1 = flag;$	/* L1 & B1 may repeat many times */		
	B1: if (r1 \neq SET) goto L1;			
	L2: Load $r2 = data;$			





Cont'd

	TABLE 3.2: One Possible Execution of Program in Table 3.1.					
cycle	Core C1	Core C2	Coherence state of data	Coherence state of flag		
1	S2: Store flag=SET		read-only for C2	read-write for C1		
2		L1: Load r1=flag	read-only for C2	read-only for C2		
3		L2: Load r2=data	read-only for C2	read-only for C2		
4	S1: Store data=NEW		read-write for C1	read-only for C2		

S2 and S1 reorderedWhy? How?



9

Example 2

TABLE 3.3: Can Both r1 and r2 be Set to 0?				
Core C1	Core C2	Comments		
S1: $x = NEW;$	S2: y = NEW;	/* Initially, x = 0 & y = 0*/		
L1: r1 = y;	L2: $r^2 = x;$			



10

Sequential Consistency

- The result of any execution is the same as if all operations were executed on a single processor
- Operations on each processor occur in the sequence specified by the executing program





11

One execution sequence

TABLE 3.1: Should r2 Always be Set to NEW?				
Core C1	Core C2	Comments		
S1: Store data = NEW;		/* Initially, data = 0 & flag \neq SET */		
S2: Store flag = SET;	L1: Load r1 = flag;	/* L1 & B1 may repeat many times */		
	B1: if $(r1 \neq SET)$ goto L1;			
	L2: Load $r2 = data;$			



FIGURE 3.1: A Sequentially Consistent Execution of Table 3.1's Program.





S.C. Disadvantages

> Difficult to implement!

- > Huge lost potential for optimizations
 - > Hardware (cache) and software (compiler)
 - > Be conservative: err on the safe side
 - > Major performance hit



Relaxed Consistency

- > **Program Order** relaxations (different locations)
 - > W \rightarrow R; W \rightarrow W; R \rightarrow R/W
- > Write Atomicity relaxations
 - > Read returns another processor's Write early
- > Combined relaxations
 - > Read your own Write (okay for S.C.)
- Safety Net available synchronization operations
- > Note: assume one thread per core



Write \rightarrow Read

- Can be reordered: same processor, different locations
 - Hides write latency
- > Different processors?

1. IBM 370

> Any write must be fully propagated before reading

Same location?

2. SPARC V8 – Total Store Ordering (TSO)

- Can read its own write before that write is fully propagated
- Cannot read other processors' writes before full propagation

3. Processor Consistency (PC)

> Any write can be read before being fully propagated



Write → Write

- Can be reordered: same processor, different locations
 - Multiple writes can be pipelined/overlapped
 - > May reach other processors out of program order
- > Partial Store Ordering (PSO)
 - Similar to TSO
 - > Can read its own write early
 - Cannot read other processors' writes early