Parallelism Study - Performance of an Ideal Superscalar

Perfect instruction fetch unit.

Perfect memory disambiguation.

Perfect issue mechanism

- central window

- perfect branch prediction

Realistic functional unit latencies.

Fully pipelined functional units.

Parameters :

Issue width.

Instruction window size.

Previous slide

Next slide

Back to first slide

View graphic version