

The State of State

Peter M. Kogge

McCourtney Prof. of CS & Engr,
Assoc. Dean for Research, University of Notre Dame
IBM Fellow (ret)



State_of_state.ppt




The State of State: HPCA – February 12, 2003

Slide 1



Motivation

- The “Memory Wall:”
- Relentless Moore’s Law
- With more on the way



State_of_state.ppt

The State of State: HPCA – February 12, 2003

Slide 2



Law of Unintended Consequences

- Rapid growth of “State”
 - Of many flavors and layers
- Forcing us to bigger & bigger chips
 - That is further & further from memory
- Triggering work on more sophisticated solutions
 - That expand state even further
- Condemning *key* state components to be buried even further from memory



This Talk

- Review all the “states” of state
- Correlate with architectural “advances”
- Analyze “costs” we are paying
- Discuss current “hot techniques”
- Explore alternatives



Disclaimer

All statistics used in this presentation are solely my own estimates, derived from open sources, and may not correspond to reality.

They are given here
for discussion purposes only.


State_of_state.ppt

The State of State: HPCA – February 12, 2003

Slide 5



How Are We Using Our Silicon? Compare CPU to a DP FPU



State_of_state.ppt

The State of State: HPCA – February 12, 2003

Slide 6



State?

Dictionary (Funk & Wagnalls):

- Mode of existence as determined by circumstances, condition, situation
- To set forth explicitly in speech or writing
- To fix; determine; settle
- **Frame of mind; mood**




A Working Definition

State:

- Those pieces of *named* information
- Whose particular *values*
- May affect outcome of a program
- When executed on a computer
- That has access to the state value



Von Neumann State



*Small # of uniquely named
registers of state that
change very frequently*

State of Interest Here!

*Large # of individually
addressed bytes of state that
change relatively infrequently*



States of State?

- *Purpose*: hold values, copies, or “meta-values”
- *Size*: amount of information in bits
- *Structure*: complexity of “sub-values”
- *Persistence (lifetime)*: Infinite to sub cycle
- *Volatility*: Never change to constantly
- *Visibility*: which type(s) of software access it



Types of State

- **User:** state used for application execution
- **Supervisor:** state used to manage user state
- **Machine:** state that configures the system
- **Transient:** state used during instruction execution
- **Access-Enhancing:** state used to simplify translation of other state names
- **Latency-Enhancing:** state used to reduce latency to other state values



State Changing ISA Decisions

Assume on-CPU chip supported ISA features:

- Basic data width: 4, 8, 16, 32, 64
- Number of visible registers
- Support for virtual addressing
- Floating point
- Vectors/SIMD operations
- Multi-Threading



State Changing Microarchitectural Decisions

- **Pipelining**
- **TLBs**
- **Hardware floating point**
- **Caches**
- **Branch Prediction**
- **Superscalar**
- **Out of order superscalar**
- **Debugging, performance counting**

State_of_state.ppt

The State of State: HPCA – February 12, 2003

Slide 13



Eg. Superscalar

- **More Transient bits in pipeline latches**
- **More instructions in flight**
 - **Larger Issue Pools**
 - **Bigger Physical Register Files, ROB, Rename Table**
- **More state for branch prediction**
- **More pressure on memory system**
 - **Multi-ported caches**
 - **Deeper cache hierarchy**

State_of_state.ppt

The State of State: HPCA – February 12, 2003

Slide 14



Eg: N-way Multi-Threading

- N x User state (N sets of ISA registers)
- Some Supervisor state
 - Depends on degree of thread separation
- Increase in Transient state
 - N x I TLB
 - N x prefetch buffers
 - Partial N x Branch History Buffer
 - N x Register Alias Table
 - Additional thread identifying tags per pipe stage, issue pool, ROB entry

State_of_state.ppt

The State of State: HPCA – February 12, 2003

Slide 15



User State

- *Purpose*: State used for application execution
- *Example*: Architectural Registers, PC, Flags
- *Size*: Depends on ISA
- *Structure*: Depends on ISA
- *Persistence*: Long
- *Volatility*: Changes on per instruction basis
- *Visibility*: Completely


State_of_state.ppt

The State of State: HPCA – February 12, 2003

Slide 16



User State vs Time



State_of_state.ppt

The State of State: HPCA – February 12, 2003

Slide 17



Supervisor State

- **Purpose:** State used to manage user state
- **Example:** Page Maps, Task Controls
- **Size:** Relatively small & independent of ISA
- **Structure:** Primarily pointer registers
- **Persistence:** Lifetime of a process
- **Volatility:** Small
- **Visibility:** Primarily OS


State_of_state.ppt

The State of State: HPCA – February 12, 2003

Slide 18



Supervisor State vs Time



State_of_state.ppt

The State of State: HPCA – February 12, 2003

Slide 19



Machine State

- **Purpose:** Configure System, Support Debug & Test
- **Example:** Boot-time setup, Breakpoint set, Performance counters
- **Size:** Relatively independent of ISA
- **Structure:** Somewhat complex
- **Persistence:** As long as powered up
- **Volatility:** relatively low
- **Visibility:** Primarily boot & OS


State_of_state.ppt

The State of State: HPCA – February 12, 2003

Slide 20



Machine State vs Time



State_of_state.ppt

The State of State: HPCA – February 12, 2003

Slide 21



Transient State

- **Purpose:** Improve performance
- **Example:** Pipe latches, BHT, ROB, ...
- **Size:** Dependent on pipe depth, issue width & order
- **Structure:** Very complex
- **Persistence:** Cycle to thread timeframe
- **Volatility:** very high
- **Visibility:** invisible to software


State_of_state.ppt

The State of State: HPCA – February 12, 2003

Slide 22



Transient State vs Time



State_of_state.ppt

The State of State: HPCA – February 12, 2003

Slide 23



Access-Enhancing

- **Purpose:** State used to simplify translation of other state names
- **Example:** Segment mapping regs, TLB
- **Size:** Medium large
- **Structure:** Fairly regular
- **Persistence:** Cycle to process timeframe
- **Volatility:** moderate
- **Visibility:** Somewhat visible to OS


State_of_state.ppt

The State of State: HPCA – February 12, 2003

Slide 24



Access Enhancing State vs Time



State_of_state.ppt

The State of State: HPCA – February 12, 2003

Slide 25



Latency-Enhancing

- **Purpose:** State used to reduce latency to other state values
- **Example:** Caches, Vector Registers
- **Size:** Very large
- **Structure:** Very regular
- **Persistence:** process
- **Volatility:** moderate
- **Visibility:** through effects on performance


State_of_state.ppt

The State of State: HPCA – February 12, 2003

Slide 26



Latency Enhancing State vs Time




State_of_state.ppt

The State of State: HPCA – February 12, 2003

Slide 27



Total State vs Time




State_of_state.ppt

The State of State: HPCA – February 12, 2003

Slide 28



So We Expect State & Transistor Count to be Related



State_of_state.ppt

The State of State: HPCA – February 12, 2003

Slide 29



Power: The Other Byproduct of State

- Most State in SRAM Register File Format
- Often multi-ported
- Area grows as N^2 ($N = \# \text{ ports}$) x # bits
 - N often a function of issue width W (I.e. $N = 3W$)
- Energy per Instruction grows as W^A

Structure	A
Register Rename Table	1.1
Instruction Issue Window	1.9
Memory Disambiguation	1.5
Physical Register File	1.8
Data Bypass	1.6
Functional Units	0.1
All Caches	0.7

Zyuban&Kogge,01

State_of_state.ppt

The State of State: HPCA – February 12, 2003

Slide 30



Effect on Power/Performance

- If Energy/Instr $\sim W^A$, $A > 1$
- And IPC $\sim W^{1/2}$ (Amdahl's Law)
- Then Power $\sim$ Energy/Instr $\times$ IPC $\times$ Clock
- And Performance $\sim$ IPC $\times$ Clock
- Thus: Watts/Mip $\sim W^A$
 - **EXPLOSIVE GROWTH AS W INCREASES**




A Plea to Architects

Relentlessly Attack State Bloat
by
Reconsidering Underlying Execution Model
Starting with Light Weight States



A Microarchitectural Trick: Multi-Clusters



Replace large W-sized structures
by m copies of $< W/m$ - sized

- Fewer total transient state bits
- Simpler caches
- Power/MIP $\sim m(W/m)^A$
 $\sim W^A/m^{A-1}$
- Same performance @ 50% power
- or 20% more performance
@ same power




A More Interesting Combination

- Processing-In-Memory to reduce latency
- Light Weight Thread-Based ISA
- Memory Focused Execution Model




Embedded DRAM Macro



- Data called “wide word”: often up to 256 bits/access
- Lo V_{th} : up to 16 memory blocks for 2MB macro
 - Access time: 5 ns; Page mode: 1.25ns
- Hi V_{th} : up to 64 memory blocks for 8MB macro
 - Access time ~ 40% faster



PIM As A “Memory Chip that’s Also a Bus Master”





Cross-PIM Light Weight Threads

- **Execution Model Assumption: Respond to many relatively short processing requests**
 - Op to memory
 - “In the memory” Vector Operations
 - “In the memory” pointer chasing
 - Remote Method Invocation
 - Memory resident system introspection
- **Communication via *parcels*:**
 - Target address, method name, arguments
- **Does not preclude supporting classical models**
 - DSM across PIM nodes; Message passing

State_of_state.ppt

The State of State: HPCA – February 12, 2003

Slide 37



PIMLite: A First Prototype

- **Quick, inexpensive prototype of multinode, multithreaded SRAM PIM chip**
- **Combined wide-word/multithreaded ISA**
- **Communication via hardware supported *parcels*:**
- **Status: Fab target April 7, 2003**

State_of_state.ppt

The State of State: HPCA – February 12, 2003

Slide 38



PIMLite Machine State

- **Each Thread: (FP, IP) pair**
 - FP = Frame pointer to memory
 - IP = Instruction pointer
 - And that's it for hard state
- **Frame: = length of PIM memory macro access**
 - Today $8 \times 256 = 2048$ bits *IN MEMORY*
 - PIM Lite = only 128 bits
- **Instructions manipulate contents of frame**
 - Which can be managed in small frame cache


State_of_state.ppt

The State of State: HPCA – February 12, 2003

Slide 39



Pipeline



State_of_state.ppt

The State of State: HPCA – February 12, 2003

Slide 40



Multithreading Instructions

Instruction	Memory Operation	Computation
$\text{LOCK } [M^i]^{reg}, [M^i]^{seg}$	$[M^i]^{seg} \leftarrow [M^i]^{seg} + 1$	$\langle EB \cdot [M^i]^{reg}, \langle EB \cdot IB + I \rangle$
$\text{JOU } [M^i]^{seg}$	$\text{IF } [M^i]^{seg} > 0$ $[M^i]^{seg} \leftarrow [M^i]^{seg} - 1$ ELSE NONE	NONE $\langle EB \cdot IB + I \rangle$
ZFOB	NONE	NONE
$\text{ZGAT } [M^i]^{seg}$	copy $[M^i]^{seg}$ to corresponding wide word in frame at $[M^i]^{seg}$	$\langle [M^i]^{seg}, [M^i]^{seg} \rangle$

State_of_state.ppt

The State of State: HPCA – February 12, 2003

Slide 41



ALU Instructions

Instruction	Memory Operation	Computation
ALUOP-ALUOP		
$\text{LOB } [M^i]^{qst}, [M^i]^{seg}$	$[M^i]^{qst} \leftarrow [M^i]^{qst} \text{ OB } [M^i]^{seg}$	$\langle EB \cdot IB + I \rangle$
$\text{BEMULTE } [M^i]^{qst}, [M^i]^{bos}$	permute elements of $[M^i]^{qst}$ by position vector $[M^i]^{bos}$	$\langle EB \cdot IB + I \rangle$
ALUOP-ZCQVAL		
$\text{ZLOB } [M^i]^{qst}, [M^i]^{seg}$	$[M^i]^{qst} \leftarrow [M^i]^{qst} \text{ OB } [M^i]^{seg}$	$\langle EB \cdot IB + I \rangle$
ZCQVAL-ZCQVAL		
$\text{OB } [M^i]^{qst}, [M^i]^{seg}$	$[M^i]^{qst} \leftarrow [M^i]^{qst} \text{ OB } [M^i]^{seg}$	$\langle EB \cdot IB + I \rangle$


State_of_state.ppt

The State of State: HPCA – February 12, 2003

Slide 42



Start New Thread




State_of_state.ppt

The State of State: HPCA – February 12, 2003

Slide 43



Fast Parcel Response




State_of_state.ppt

The State of State: HPCA – February 12, 2003

Slide 44



Pitch-Matched Layout



memory array

sense amplifiers

ALU logic


State_of_state.ppt

The State of State: HPCA – February 12, 2003

Slide 45



Chip Floorplan and Sizing




State_of_state.ppt

The State of State: HPCA – February 12, 2003

Slide 46




Ultra Light Weight “Traveling Thread”



Huge reduction in Transaction Count & Bandwidth Needs



The Future



Will We Design Like This?



Or This?