inter Distinguished Lecture 2003

Billion Transistor Processor Chips in Mainstream Enterprise Platforms of the Future

Dileep Bhandarkar Architect at Large Enterprise Platforms Group Intel Corporation

February 10th, 2003

Ninth International Symposium on High Performance Computer Architecture Anaheim, California

Converight @ 2002 Intel Corporation

Outline


Semiconductor Technology Evolution
Moore's Law Video
Parallelism in Microprocessors Today
Multiprocessor Systems
The Billion Transistor Chip
Summary




©2002, Intel Corporation or registered trademarks of Intel Corporation or its subsidiaries

inter Distinguisned Lecture 2003

Birth of the Revolution --The Intel 4004





Introduced November 15, 1971 108 KHz, 50 KIPs , 2300 10mtransistors

2001 – Pentium® 4 Processor

Introduced November 20, 2000


@1.5 GHz core, 400 MT/s bus 42 Million 0.18µ transistors

August 27, 2001

@2 GHz, 400 MT/s bus
640 SPECint_base2000*
704 SPECfp_base2000*



Source: http://www.spechench.org/cpu2000/results/



30 Years of Progress

4004 to Pentium® 4 processor
Transistor count: 20,000x increase
Frequency: 20,000x increase
39% Compound Annual Growth rate




2002 – Pentium® 4 Processor

November 14, 2002

@3.06 GHz, 533 MT/s bus

1099 SPECint_base2000* 1077 SPECfp_base2000*

55 Million 130 nm process






Source: http://www.spechench.org/cpu2000/results/

Itanium[®] 2 Processor Overview


- .18µm bulk, 6 layer Al process
- 8 stage, fully stalled inorder pipeline
- Symmetric six integerissue design
- IA32 execution engine integrated
- 3 levels of cache on-die totaling 3.3MB
- 221 Million transistors
- 130W @1GHz, 1.5V
- 421 mm² die


0

142 mm² CPU core



Madison Processor






Billion Transistors possible within 4 years

"If the automobile industry advanced as rapidly as the semiconductor industry, a Rolls Royce would get 1/2 million miles per gallon and it would be cheaper to throw it away than to park it."

> Gordon Moore, Intel Corporation



Nanotechnology Advancements



Source: Intel

Semiconductor Manufacturing Process Evolution

		Actual			Forecast			
Process name	<u>P852</u>	<u>P854</u>	P856	P858	<u>Px60</u>	<u>P1262</u>	P1264	Star of
Production	1993	1995	1997	1999	2001	2003	2005	
Generation	0.50	0.35	0.25	0.18 µm	130 nm	90 nm	65 nm	
Gate Length	0.50	0.35	0.20	0.13	<70 nm	<50 nm	<35 nm	
Wafer Size (mm)	200	200	200	200	200/300	300	300	

New generation every 2 years

intal

Outline Hand Hand Hand


Semiconductor Technology Evolution
Moore's Law Video
Parallelism in Microprocessors Today
Multiprocessor Systems
The Billion Transistor Chip
Summary



©2002, Intel Corporation or registered trademarks of Intel Corporation or its subsidiaries in t

inter Distinguisned Lecture 2003

Moore's Law



The experts look ahead

Cramming more components onto integrated circuits

With unit cost falling as the number of components per circuit rises, by 1975 economics may dictate squeezing as many as 65,000 components on a single silicon chip

By Gordon E. Moore Director, Research and Development Laboratorius, Fairchild Sentconductor division of Fairchild Owners and Instrument Corp.

The future of integrated electronics is the future of electronics itself. The advantages of integration will bring about a proliferation of electronics, pushing this science into many new reset.

Integrated circuits will lead to such wonders to homecomputers—on at least terminals connected to a central comparater—automatic controls for automobiles, and personal portable communications equipment. The electronic wristwatch needs only a display to be founditoreday.

But the biggest potential lies in the production of large systems. In telephone communications, integrated circuits in digital filters will separate channels on multiplex equipment. Integrated circuits will also switch telephone circuits and perform data processing.

Computers will be more power ful, and will be organized in completely different ways. For example, memories built of integrated electronics may be distributed throughout the

The author



Dr. Conton E. Moore is one of the new based of distriction is engineen, achieved in the heat physical aciences are when then in electronics. The event of a Dr. degree in chemistry from the University of Colliform is and a Ph.D. degree in physical chemistry from the California Institute of Technology. He was one of the foundation of Parischild Service address of Parischild Service address and and development Indextote and development Indextotes when 1999. machine instead of being concentrated in a central unit. In addition, the improved reliability made possible by integrated circuits will allow the construction of larger processing units. Machines similar to those in existence to day will be built at lower costs and with finite turn-or sound.

Present and future

By integrated electronics, I mean nill the various bechnologies which are referred to as microelectronics today as well as any additional one that result is electronics functions applied to the user as irreducible ants. These bechnologies were first investigated in the hold 1950's. The object was to ministrarize electronics capitrant to include increasingly complex electronic functions is limited space with minimum weight. Several approaches evolved, including microssembly techniques for in divikual components, third fin structure and semicolator integrated circuib.

Each approach evolved rapidly and converged so that each berrowed techniques from another. Many researchers isdieve the way of the future to be a combination of the various approaches.

The advocates of son isonals ctor integrated circuity are already using the improved characteristics of thin-film molitors by applying such films directly to an active semiconductor solver not. These advocating a technology based upon films are developing sophisticated techniques for the attachment of active semiconductor devices to the positive film arnex.

Both approaches have worked well and are being used inequipment today.

Electronics, Volume 38, Number 8, April 19, 1965





Outline Hand Hand Hand

Semiconductor Technology Evolution
Moore's Law Video
Parallelism in Microprocessors Today
Multiprocessor Systems
The Billion Transistor Chip
Summary



©2002, Intel Corporation

demarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries

Parallelism at Multiple Levels

 Within a processor - multiple issue processors with lots of execution units wider superscalar explicit parallelism Multiple processors on a chip Hardware Multi Threading Multiple cores System Level Multiprocessors

EPIC Architecture Features

- Enable wide execution by providing processor implementations that compiler can take advantage of
- Performance through parallelism
 Multiple execution units and issue ports in parallel
 - 2 bundles (up to 6 Instructions) dispatched every cycle

Massive on-chip resources

- 128 general registers, 128 floating point registers
- 64 predicate registers, 8 branch registers
- Exploit parallelism
- Efficient management engines (register stack engine)

Provide features that enable compiler to reschedule programs using advanced features (predication, speculation)

Enable, enhance, express, and exploit parallelism

Instruction Formats: Bundles


127 87	86 46	45 5	4 0
Instruction Slot 2 (41 bits) Instruction Slot 1 (41 bits)		Instruction Slot 0 (41 bits)	Template (5 bits)
	128 bits		ALC MERSING

- Template identifies types of instructions in bundle and delineates independent operations (through "stops")
- Instruction types
 - M: Memory
 - I: Shifts and multimedia
 - A: ALU
 - B: Branch
 - F: Floating point
 - L+X: Long

Template encodes types
 MII, MLX, MMI, MFI, MMF, MI_I,


- M_MI
- Branch: MIB, MMB, MFB, MBB, BBB
- •Template encodes parallelism
 - All come in two flavors: with and without stop at end

Itanium[®] 2 Processor Architecture




Processor Structure

Itanium[®] 2 Processor Block Diagram




Integer & FP Performance

■ SPECint2000_base ■ SPECfp2000_base



inter Distinguisned Lecture 2003

Long Latency DRAM Accesses: Needs Memory Level Parallelism (MLP)



inter Distinguisned Lecture 2003

Multithreading

Introduced on Intel[®] Xeon[™] Processor MP

- Two logical processors for < 5% additional die area
- Executes two tasks simultaneously
 - Two different applications
 - Two threads of same application
- CPU maintains architecture state for two processors
 - Two logical processors per physical processor
- Power efficient performance gain
- 20-30% performance improvement on many throughput oriented workloads

inter Distinguished Lecture 2003

HyperThreading Technology: What was added?

Instruction Streaming Buffers Next Instruction Pointer -

Return Stack Predictor

Trace Cache Next IP Trace Cache Fill Buffers


Instruction TLB

Register Alias Tables

<5% die size (& max power), up to 30% performance increase

IBM Power4 Dual Processor on a Chip


Two cores (~30M transistors each)





*Other names and brands may be claimed as the property of others

HP PA-8800 Dual Processor on a Chip



*Other names and brands may be claimed as the property of others

Outline Hand Hand

Semiconductor Technology Evolution
Moore's Law Video
Parallelism in Microprocessors Today
Multiprocessor Systems
The Billion Transistor Chip
Summary



©2002, Intel Corporation

rademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries


Large Multiprocessor Systems

32 and 64 processor systems available today
300K to 400K transactions per minute
>100 Linpack Gigaflops



IBM eServer pSeries 690

4-module, 32-way SMP System




1.3 GHz Power4 8 to 32 CPU Starting at \$450,000 • 8-way MCM @ \$275,000** 403,255 tpmc @ \$17.80 per tpmC 95 Linpack Gflops

http://www-132/ibm.com/content/home/store_IBMPublicUSA/en_US/eServer/pSeries/high_end/pSeries_highend.html *Source: http://www.tpc.org/results/individual_results/IBM/IBMp690es_0814200<u>2.pdf</u>

NEC Express5800/1320Xc SMP Server


- Up to 32 Itanium[®] 2 processors
- Up to 512GB memory (with 2GB DIMMs)
- Up to 112 PCI-X I/O slots
- Low latency and high bandwidth
- cross-bar interconnect
- Inter-cell memory interleaving
- ECC protected data transfer
- 342,746 tpmC @ \$12.86 per tpmC**
- 101 Linpack GigaFlops
- 32 Processors + 256GB @ \$1,396,490**



**http://www.tpc.org/results/individual_results/NEC/nec.express5800.1320xc.c5.021212.es.pdf *Other names and brands may be claimed as the property of others

inter Distinguisned Lecture 2003

HP Superdome



64P Performance 875 MHz PA-RISC 8700

• 423,414 tpmC @ \$15.64 per tpmC

 134 Linpack Gigaflops


intel

Super Dome is a cell-based hierarchical cross-bar system. A cell consists of
→ 4 CPUs
→ 2 to 16GBs of Memory
→ A link to 12 PCI I/O Slots
→ Cell Board with 4 PA-8700 875MHz
Processors @ \$10.080** (2 chassis @ \$424,275**)

the crossbar mesh: interconnect fabric

fully-connected crossbar mesh

- four crossbars
- · four cells per crossbar
- all links have equal bandwidth and latency
 - minimizes latency
- maximizes usable bandwidth
 implements point-to-point packet filtering and routing network
 - allows hardware isolation of all faults
- interconnect 16 cells with 3 latency domains
 - cell local
 - crossbar local
 - remote crossbar



Intel Dis

HPC Clusters



Commercial Off The Shelf (COTS) components
Processors
Packaging
Interconnects
Operating systems



2,304 Intel® Xeon™ 2.4 GHz processors power this 5.69 TFlops supercomputer at Lawrence Livermore National Labs. It rates as the fifth fastest in the world.



*Other names and brands may be claimed as the property of others



Outline Hand Hand

Semiconductor Technology Evolution
Moore's Law Video
Parallelism in Microprocessors Today
Multiprocessor Systems
The Billion Transistor Chip
Summary



©2002, Intel Corporation

rademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries


Parallelism Design Space

With Each Process Generation


- Frequency increases by about 1.5X
- Vcc will scale by only ~0.8
- Active power will scale by ~0.9
- Active power density will increase by ~30-80%
- Leakage power will make it even worse


Doubling performance requires more than 4 times the transistors





A Simple Extrapolation





~900 M transistors

4 Processor system on a chip, Integrating:

- 4 Itanium[®] 2 processor Cores ~120 M transistors
- Shared Cache 16 MB
- Leaf interconnect



1B Transistors Possible in 65 nm process With < 500 sq mm die size


Power & Performance Tradeoffs

 Throughput Perf a SQRT(Frequency)
 But Power a Capacitance * Voltage² * Frequency – Frequency a Voltage
 Power increases non-linearly with Frequency

Costa and Milling	Single Core	Dual Core	Quad Core	
Capacitance	1 1	2	4	
Voltage		0.8	.63*	
Frequency		0.8	.63	
Power	2 1	1	1	
Performance	ALL A HERE	0.9 * 1.8	0.8 * 3.6	

CMP Alternative: Use smaller, lower power CPU cores

1999 Mainstream Microprocessor



Pentium® III Processor
Integrated 256 KB L2 cache
106 mm² die size
0.18µ process
6 metal layer process
28 million transistors



Technology Projection

	1999	2001	2003	2005	2007
Process	180 nm	130 nm	90 nm	65 nm	50 nm
Core+256K L2 Sq mm	100	50	25	12	6
1 MB cache Sq mm	120	60	30	15	8
# of cores in ~ 200 sq mm	2	4	8	16	32
MB of cache in ~240 sq mm	~2	~4	~8	~16	~32



Art of the Possible

Billion Transistors possible in 65 nm process

- Large die sizes can be built
 - 400 to 600 square millimeters
- What can fit on a single die?
 - 12.5 mm² per processor
 - 15 mm² per MB

Die size (core + cache only) in mm ²	4 cores	8 cores	16 cores
16 MB cache	290	340	440
32 MB cache	530	580	680



CMP Challenges

- How much Thread Level Parallelism is there in non-embarassingly parallel workloads?
- Ability to generate code with lots of threads & performance scaling
- Thread synchronization
- Operating systems for parallel machines
- Single thread performance
- Power limitations
- On-chip interconnect infrastructure
- Memory and I/O bandwidth required



Design Challenges

Design Complexity Productivity Tools and Methods Advance — ...But at slower rate than Moore's Law Replicating cores improves productivity Visibility for Test & Debug - Pin Bandwidth/Transistor continues to decline -Shrinking dimensions, increasing speeds, ... Power – Power Delivery – di/dt of Amps/nano-second – Thermals: Overall power and thermal density



Outline Hand Hand

Semiconductor Technology Evolution
Moore's Law Video
Parallelism in Microprocessors Today
Multiprocessor Systems
The Billion Transistor Chip
Summary



©2002, Intel Corporation and Xeon are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries

Summary

One billion transistors feasible within 5 years Chip Level Multiprocessing and large caches will get us there Plenty of opportunities for "parallel programming" in Commercial Off The Shelf Server platforms Amount of parallelism in future microprocessors will increase Need applications and tools that can exploit parallelism at all levels Design challenges remain