

Billion Transistor Processor Chips in Mainstream Enterprise Platforms of the Future

Dileep Bhandarkar

Architect at Large
Enterprise Platforms Group
Intel Corporation

February 10th, 2003

Ninth International Symposium on High Performance Computer Architecture





Anaheim, California

Outline

- Semiconductor Technology Evolution
- Moore's Law Video
- Parallelism in Microprocessors Today
- Multiprocessor Systems
- The Billion Transistor Chip
- Summary



Birth of the Revolution -- The Intel 4004



Introduced November 15, 1971
108 KHz, 50 KIPs , 2300 10m transistors


2001 – Pentium® 4 Processor

Introduced November 20, 2000

@1.5 GHz core, 400 MT/s bus
42 Million 0.18 μ transistors

August 27, 2001

@2 GHz, 400 MT/s bus
640 SPECint_base2000*
704 SPECfp_base2000*



30 Years of Progress

- 4004 to Pentium® 4 processor
 - Transistor count: 20,000x increase
 - Frequency: 20,000x increase
 - 39% Compound Annual Growth rate

2002 – Pentium® 4 Processor


November 14, 2002

@3.06 GHz, 533 MT/s bus

1099 SPECint_base2000*


1077 SPECfp_base2000*

55 Million 130 nm process




Itanium® 2 Processor Overview

- .18μm bulk, 6 layer Al process
- 8 stage, fully stalled in-order pipeline
- Symmetric six integer-issue design
- IA32 execution engine integrated
- 3 levels of cache on-die totaling 3.3MB
- 221 Million transistors
- 130W @1GHz, 1.5V
- 421 mm² die
- 142 mm² CPU core




Madison Processor



- ~1.5 GHz
- 6 MB L3 Cache
- 24 way set associative
- ~130W
- 410 M transistors
- 374 square mm

Conti
b

Million
Transistors




Billion Transistors possible within 4 years


“If the automobile industry advanced as rapidly as the semiconductor industry, a Rolls Royce would get 1/2 million miles per gallon and it would be cheaper to throw it away than to park it.”

**Gordon Moore,
Intel Corporation**


Nanotechnology Advancements




90nm Node
 $L_{gate} = 50nm$
 Production - 2003




65nm Node
 $L_{gate} = 30nm$
 Production - 2005



45nm Node
 $L_{gate} = 20nm$
 Production - 2007



30nm Node
 $L_{gate} = 15nm$
 Production - 2009



Semiconductor Manufacturing Process Evolution

	Actual				Forecast		
Process name	<u>P852</u>	<u>P854</u>	<u>P856</u>	<u>P858</u>	<u>Px60</u>	<u>P1262</u>	<u>P1264</u>
Production	1993	1995	1997	1999	2001	2003	2005
Generation	0.50	0.35	0.25	0.18 μ m	130 nm	90 nm	65 nm
Gate Length	0.50	0.35	0.20	0.13	<70 nm	<50 nm	<35 nm
Wafer Size (mm)	200	200	200	200	200/300	300	300

New generation every 2 years



Outline

- Semiconductor Technology Evolution
- Moore's Law Video
- Parallelism in Microprocessors Today
- Multiprocessor Systems
- The Billion Transistor Chip
- Summary



Outline

- Semiconductor Technology Evolution
- Moore's Law Video
- Parallelism in Microprocessors Today
- Multiprocessor Systems
- The Billion Transistor Chip
- Summary



Parallelism at Multiple Levels


- Within a processor
 - multiple issue processors with lots of execution units
 - wider superscalar
 - explicit parallelism
- Multiple processors on a chip
 - Hardware Multi Threading
 - Multiple cores
- System Level Multiprocessors

EPIC Architecture Features

Explicitly Parallel Instruction Computing

- Enable wide execution by providing processor implementations that compiler can take advantage of
- Performance through parallelism
 - Multiple execution units and issue ports in parallel
 - 2 bundles (up to 6 Instructions) dispatched every cycle
- Massive on-chip resources
 - 128 general registers, 128 floating point registers
 - 64 predicate registers, 8 branch registers
 - Exploit parallelism
 - Efficient management engines (register stack engine)
- Provide features that enable compiler to reschedule programs using advanced features (predication, speculation)
- Enable, enhance, express, and exploit parallelism

Instruction Formats: Bundles



- Template identifies types of instructions in bundle and delineates independent operations (through “stops”)
- Instruction types
 - M: Memory
 - I: Shifts and multimedia
 - A: ALU
 - B: Branch
 - F: Floating point
 - L+X: Long
- Template encodes types
 - MII, MLX, MMI, MFI, MMF, MI_I, M_MI
 - Branch: MIB, MMB, MFB, MBB, BBB
- Template encodes parallelism
 - All come in two flavors: with and without stop at end

Itanium[®] 2 Processor Architecture

Itanium 2 processor

6.4 GB/s
128 bits wide
400 MHz

System bus

High speed
System bus

3 MB L3, 256k L2, 32k L1 all on-die

Large on-die cache,
reduced latency

8-stage pipeline

8

1 2 3 4 5 6 7 8 9 10 11

328 on-board Registers

11
Issue ports

6 Integer,
3 Branch

2 FP,
1 SIMD

2 Load &
2 Store

Large number of
Execution units

1 GHz


6 Instructions / Cycle

Lots of
parallelism
within a
single core


intel

Itanium 2 processor
221 million transistors total
25 million in CPU core logic

Itanium® 2 Processor Block Diagram



Integer & FP Performance



Itanium 2 Processor 1 GHz


UltraSPARC III Cu 1.056 GHz


Alpha 21264C 1.25 GHz

Power 4 1.3 GHz

Pentium 4 Processor 2.8 GHz

Long Latency DRAM Accesses: Needs Memory Level Parallelism (MLP)





Multithreading

- Introduced on Intel® Xeon™ Processor MP
- Two logical processors for < 5% additional die area
- Executes two tasks simultaneously
 - Two different applications
 - Two threads of same application
- CPU maintains architecture state for two processors
 - Two logical processors per physical processor
- Power efficient performance gain
- 20-30% performance improvement on many throughput oriented workloads

HyperThreading Technology: What was added?

Instruction Streaming
Buffers

Next Instruction Pointer


Return Stack
Predictor

Trace Cache
Next IP

Trace Cache
Fill Buffers

Instruction TLB

Register Alias
Tables




<5% die size (& max power), up to 30% performance increase

IBM Power4 Dual Processor on a Chip


Two cores (~30M transistors each)

L3 & Mem Controller:
L3 tags on-die for full-speed coherency checks




Large Shared L2:
Multi-ported: 3 independent slices

Chip-to-Chip & MCM-to-MCM Fabric:
Glueless SMP



HP PA-8800 Dual Processor on a Chip



Outline

- Semiconductor Technology Evolution
- Moore's Law Video
- Parallelism in Microprocessors Today
- Multiprocessor Systems
- The Billion Transistor Chip
- Summary




Large Multiprocessor Systems

- 32 and 64 processor systems available today
- 300K to 400K transactions per minute
- >100 Linpack Gigafllops

IBM eServer pSeries 690


4-module, 32-way SMP System



- 1.3 GHz Power4
- 8 to 32 CPU
- Starting at \$450,000
- 8-way MCM @ \$275,000**
- 403,255 tpmc @ \$17.80 per tpmC***
- 95 Linpack Gflops

NEC Express5800/1320Xc SMP Server

- Up to 32 Itanium® 2 processors
- Up to 512GB memory (with 2GB DIMMs)
- Up to 112 PCI-X I/O slots
- Low latency and high bandwidth cross-bar interconnect
- Inter-cell memory interleaving
- ECC protected data transfer
- 342,746 tpmC @ \$12.86 per tpmC**
- 101 Linpack GigaFlops
- 32 Processors + 256GB @ \$1,396,490**




**http://www.tpc.org/results/individual_results/NEC/nec.express5800.1320xc.c5.021212.es.pdf

*Other names and brands may be claimed as the property of others

HP Superdome


Super Dome is a cell-based hierarchical cross-bar system. A cell consists of

- 4 CPUs
- 2 to 16GBs of Memory
- A link to 12 PCI I/O Slots
- Cell Board with 4 PA-8700 875MHz Processors @ \$10.080** (2 chassis @ \$424,275**)



the crossbar mesh: interconnect fabric

- fully-connected crossbar mesh
 - four crossbars
 - four cells per crossbar
- all links have equal bandwidth and latency
 - minimizes latency
 - maximizes usable bandwidth
- implements point-to-point packet filtering and routing network
 - allows hardware isolation of all faults
- interconnect 16 cells with 3 latency domains
 - cell local
 - crossbar local
 - remote crossbar



64P Performance

875 MHz PA-RISC 8700

- 423,414 tpmC @ \$15.64 per tpmC
- 134 Linpack Gigaflaps

intel

HPC Clusters



15 node dual 2.4GHz Pentium® Xeon® cluster

intel

- Commercial Off The Shelf (COTS) components
 - Processors
 - Packaging
 - Interconnects
 - Operating systems



2,304 Intel® Xeon™ 2.4 GHz processors power this 5.69 TFlops supercomputer at Lawrence Livermore National Labs. It rates as the fifth fastest in the world.

Outline

- Semiconductor Technology Evolution
- Moore's Law Video
- Parallelism in Microprocessors Today
- Multiprocessor Systems
- The Billion Transistor Chip
- Summary



Parallelism Design Space

With Each Process Generation

- Frequency increases by about 1.5X
- Vcc will scale by only ~0.8
- Active power will scale by ~0.9
- Active power density will increase by ~30-80%
- Leakage power will make it even worse

Doubling performance requires more than 4 times the transistors

Instruction
Level
Parallelism

Thread
Level
Parallelism

Single-Stream Perf

HW Multi-Threading

Chip Multiprocessing



Faster frequency
Wider Superscalar
More Out-of-order speculation

Multi-Core

Single-stream Performance vs Costs



A Simple Extrapolation



4 Processor system on a chip, Integrating:

- 4 Itanium® 2 processor Cores ~120 M transistors
- Shared Cache 16 MB ~900 M transistors
- Leaf interconnect

1B Transistors Possible in 65 nm process

With < 500 sq mm die size

Power & Performance Tradeoffs

- Throughput Perf a $\sqrt{\text{Frequency}}$
- But Power a $\text{Capacitance} * \text{Voltage}^2 * \text{Frequency}$
 - Frequency a Voltage
- Power increases non-linearly with Frequency


	Single Core	Dual Core	Quad Core
Capacitance	1	2	4
Voltage	1	0.8	.63*
Frequency	1	0.8	.63
Power	1	1	1
Performance	1	0.9 * 1.8	0.8 * 3.6



CMP Alternative: Use smaller, lower power CPU cores

*may not be feasible

1999 Mainstream Microprocessor



- Pentium® III Processor
- Integrated 256 KB L2 cache
- 106 mm² die size
- 0.18μ process
- 6 metal layer process
- 28 million transistors

Technology Projection

	1999	2001	2003	2005	2007
Process	180 nm	130 nm	90 nm	65 nm	50 nm
Core+256K L2 Sq mm	100	50	25	12	6
1 MB cache Sq mm	120	60	30	15	8
# of cores in ~ 200 sq mm	2	4	8	16	32
MB of cache in ~240 sq mm	~2	~4	~8	~16	~32

Art of the Possible

- Billion Transistors possible in 65 nm process
- Large die sizes can be built
 - 400 to 600 square millimeters
- What can fit on a single die?
 - 12.5 mm² per processor
 - 15 mm² per MB

Die size (core + cache only) in mm ²	4 cores	8 cores	16 cores
16 MB cache	290	340	440
32 MB cache	530	580	680

CMP Challenges

- How much Thread Level Parallelism is there in non-embarassingly parallel workloads?
- Ability to generate code with lots of threads & performance scaling
- Thread synchronization
- Operating systems for parallel machines
- Single thread performance
- Power limitations
- On-chip interconnect infrastructure
- Memory and I/O bandwidth required

Design Challenges

- Design Complexity
 - Productivity Tools and Methods Advance
 - ...But at slower rate than Moore's Law
 - Replicating cores improves productivity
- Visibility for Test & Debug
 - Pin Bandwidth/Transistor continues to decline
 - Shrinking dimensions, increasing speeds, ...
- Power
 - Power Delivery – di/dt of Amps/nano-second
 - Thermals: Overall power and thermal density

Outline

- Semiconductor Technology Evolution
- Moore's Law Video
- Parallelism in Microprocessors Today
- Multiprocessor Systems
- The Billion Transistor Chip
- Summary



Summary

- One billion transistors feasible within 5 years
- Chip Level Multiprocessing and large caches will get us there
- Plenty of opportunities for “parallel programming” in Commercial Off The Shelf Server platforms
- Amount of parallelism in future microprocessors will increase
- Need applications and tools that can exploit parallelism at all levels
- Design challenges remain