EE 134: Digital Integrated Circuit Layout and Design

← 2008-09 2009-10 2010-11 →
changes (lax) changes (strict) ▾ 2012-13 → 2012-13 →

Units: 4

Hours: Lecture, 3 hours; laboratory, 3 hours

Catalog page 250

Prerequisites: CS 120A/EE 120A, EE 001A, EE 001B, EE 100A, EE 100B, EE 133

Description: Covers integrated circuit design, lay- out, and verification of complementary metal oxide semiconductors (CMOSs) with use of computer-aided design tools. Topics covered are digital models, invert- ers, static logic gates, transmission gates, flip-flops, dynamic logic gates, memory circuits, and digital phase-locked hoops.

Derived Information — The following is not part of the official catalog but is computed from catalog data.

Serves as a prerequisite for

EE 135
Prerequisite graph not available.
Enrollment History (from UCR Banner, not catalog)
Year F W S Su Total
2025-26 26/50 26/50