Message-Based Hardware/Software Communication in HDL/C Environments

Linus Tauro  
Quickturn Design Systems, Inc.  
440 Clyde Ave.  
Mountain View, CA 94043  
tauro@cs.ucr.edu

Frank Vahid  
Department of Computer Science  
University of California  
Riverside, CA 92521  
vahid@cs.ucr.edu, www.cs.ucr.edu

Abstract

Implementing communication between hardware and software components can be a time-consuming and error-prone task. We describe a set of VHDL routines, with accompanying C routines, that can be used to greatly simplify the high-level specification and implementation of communication between hardware and software processor components. The routines come close to presenting the programmer with the abstractions of message-passing communication using send/receive primitives. Because they use existing language constructs, the routines are fully simulatable using standard VHDL simulators, and can be converted to implementations using existing VHDL synthesis tools. We demonstrate the use of the routines in several examples involving the PC ISA bus protocol. We also demonstrate the need for additional routines, beyond just send/receive, to support communication in real design examples.

1 Introduction

Systems often consist of a combination of processing components, such as microprocessors, microcontrollers, and custom ASIC/FPGA processors. Ideally, a system designer would be able to write and simulate software (C, C++) and hardware (VHDL, Verilog) programs using abstract send/receive primitives for communication between processes running on those processors; such communications could occur not only within software or within hardware, but also between hardware and software. Later, the designer would bind those communications to physical ports using particular protocols. Finally, the designer would compile the C or C++ and synthesize the VHDL or Verilog to implementations.

Common languages like VHDL, Verilog, C and C++, do not include such communication primitives. To solve this shortcoming, we are developing a set of communication libraries in C, C++ and VHDL. These libraries consist of routines and data objects built from existing language constructs without any language extensions, and therefore can be input to existing compilers, simulators, and synthesis tools. For a given existing communication protocol, such as the PC ISA bus protocol, a collection of data and routines is created (we'll call this collection a “class,” from C++'s object terminology) and added to the library. A designer needs to declare and initialize a communication channel of a given class, and can then apply what appear to be send/receive primitives over that channel. In reality, the primitives are actually routines that carry out the communication over ports, so are simulatable in existing environments. Those primitives have also been pre-tested (through synthesis or compilation), so provide a simple path to implementation. We refer to the library as OOCL (Object-Oriented Communication Library). OOCL classes are being developed for numerous common protocols, such as I2C, PC ISA, RS232 serial, PC parallel, PCI, as well as custom protocols typically used between multiple custom hardware processors.

The OOCL approach complements related codesign interface research. In [1], a solution is proposed that automates the hardware-software interface using minimum glue logic, while satisfying timing constraints. To communicate with a peripheral device, the processor generates a sequence of signals (SEQs) that read and write the device's ports. Symphony [2] defines a standard communication protocol for all processor components, using send and receive operations with a synchronous wait protocol, where the sender asserts a ready signal and then waits for the receiver to assert its own ready signal. In [3], a codesign methodology is discussed using process communication primitives that allow three types of process interaction: synchronized data transfer, unsynchronized data transfer and synchronization without data transfer. In [4], a system design methodology is discussed using abstract send/receive channels for communication. In all of these approaches, OOCL can be used to encapsulate the communication using send/receive primitives, while implementing the protocol, without any modification to the C or VHDL languages. Other related work includes techniques to interface incompatible protocols by generating an interface process [5] or by synthesizing interface hardware [6]. Some other works have suggested extensions to existing languages.

In this paper, we present details of OOCL routines for one particular protocol, the PC ISA bus, demonstrate their practical use on two examples, and show why some routines in addition to just send/receive are necessary to support somewhat complex examples.
2 ISA communication

The PC-XT/AT bus, also called the industry standard architecture (ISA) bus [7], supports 8 and 16 bit data paths, and 20 to 24 bit addressing. Today’s increasingly popular PCI standard includes within the PCI subsystem, a PCI/ISA bridge that supports the current 8 and 16 bit peripherals used in PCs. Most PC cards are ISA compatible. The PC is typically the master of the bus, initiating reads or writes of memory or input/output (I/O) devices by placing an address on the bus and asserting the appropriate control signals.

OOCL classes have been developed for the ISA bus 8 and 16-bit I/O device read and write cycles. On the PC side exists a C++ class consisting of routines to send or receive data to or from any device. On the hardware device side exist complementary VHDL routines. The C++ class for sending is shown in Figure 1, while the VHDL class for receiving is shown in Figure 2: the C++ receive and VHDL send routines are not shown. We use an apostrophe in our figures to indicate an active-low VHDL signal, although VHDL syntax would require a different indentifier.

![Figure 1: OOCL master ISA bus C code.](image1)

![Figure 2: OOCL servant ISA bus VHDL code.](image2)

Each class consists of the following:

1. **Declarations**: The PC's C++ send class is called `CL_SEND_M_ISA`, while the VHDL receive class is called `CL_REC_S_ISA`; the M and S refer to the master (initiator) and servant (responder) of the communication. For the PC, the ISA ports are pre-defined on the expansion slots, and the connections are made by an adapter. The port access is internally handled by the operating system. For the VHDL, the ISA ports are declared

   ```
   Declare Channel
   class CL_SEND_M_ISA
   |
   // Ports are pre-defined on the ISA bus
   // expansion slots and connections are made
   // by an adapter board
   public:
   // Initialize ports to default values
   void InitDefault();
   // Send the message(character)
   void Send(uint addr, uchar message);
   
   Initialize channel (default)
   // Port initialization is done at initialization or
   // reset usually as part of the BIOS initialization
   // routines
   void CL_SEND_M_ISA::InitDefault() {};
   
   Send message (character)
   void CL_SEND_M_ISA::Send(uint addr, uchar message)
   |
   asm {
   mov dx, addr;
   mov al, message;
   out dx, al;
   }
   ```

2. **Initializations**: Initialization configures the channel’s hardware. OOCL usually provides a default initialization routine with no or few parameters, along with a custom initialization routine with numerous user-configured parameters. In this example, the PC ports are initialized at startup or during reset by the BIOS routines, so there are no actions in the initialization routine. The receive default initialization sets the ISA receiver channel address to be an unused I/O port address. The `STD_LOGIC` resolved data type from the `IEEE STD_LOGIC_1164` library is used for the bi-directional data ports. These are set to high impedance during initialization.

3. **Send/Receive**: Figures 1 and 2 show the PC send and VHDL receive routines for a byte transfer. The PC initiates an I/O write cycle, by executing an OUT instruction. The OOCL receive procedure proceeds for the I/O write cycle.
3 Examples

3.1 FPGA coprocessor

In this section, a coprocessor example is used to demonstrate OQCL use. The example is that of computing the greatest common divisor (GCD) of two numbers on an FPGA. Two different polling approaches are used to indicate the computation’s completion to the PC, one using a flag, and one using a sentinel value.

Figure 3(a) shows the flag approach, in which a distinct address is assigned to a flag that will be set when the computation is complete. The OQCL ISA ports are declared as part of the entity declaration. Three distinct addresses are assigned from the ISA unused block of addresses to indicate whether the ISA master(PC) is sending raw data for the GCD process, reading the result or reading the flag address. The master reads the result address only after it determines the result is ready by detecting a ‘1’ at the flag address (g0d_done_addr). In other words the PC first sends the raw GCD data, polls the GCD flag address until it reads a “one”, and then finally reads the result. Three servant channels are declared as VHDL global signals, one for sending the data to GCD, one for receiving the flag, and one for receiving the GCD result data. Consistent with the OQCL approach, the channels are declared, initialized, and then used for the data transfers. In the main GCD process, after initialization of the GCD send and receive channels, the process enters a loop. The GCD flag is set to zero, the input data (x and y) is received from the ISA master, and then the GCD is computed. Although the computation is not shown here because of lack of space, the reader can refer to Figure 5(a). After the computation is complete, the GCD flag is set, and the result is then sent when the ISA master queries the GCD result address.

In the meantime, the flag address process first initializes the flag address channel, and then continuously returns a “zero” whenever the ISA master queries the flag address, as long as the GCD flag is not set by the main process. As soon as the GCD has been computed by the GCD process, as indicated by the GCD flag, the flag process returns a “one” when the ISA master queries the flag address. The flag process then waits for the GCD flag to be set back to zero before it repeats the loop.

Figure 3(b) shows the block diagram for the ISA interface for a 16-bit ISA data bus. The examples deal with an 8-bit data bus, the only difference being that iox16.p is asserted by the ISA servant to indicate to the ISA bus master that it can support a 16-bit transfer.

Figure 3(c) shows a sentinel process approach. The entity, architecture declarations, and the GCD process are the same as in the flag approach, except that there is no need for a flag address. The sentinel process replaces the flag process in Figure 3(a). In this approach, the ISA bus master first sends the input data for the GCD computation, after which it queries the GCD coprocessor for the result. A result of “zero” means that the result is not ready yet. The first non-zero result is assumed to be the GCD result.

3.2 FPGA bus-controller for multiple processes

The example discussed in the previous section had only one computation process. Often, two or more computations are performed simultaneously on the FPGA, in which case it would be advantageous to have a bus-controller process handle all the communications with the environment and coordinate data transfer between the other processes. Using a bus-controller can reduce the interconnect area as well as simplify the high-level communication model. Only the bus controller external interface needs to interface to the ISA bus, while internally a much simpler bus, such as one using a two-phase handshake protocol, can be used.

Figure 4(a) shows the bus controller process. The entity declaration is the same as in the GCD example discussed in the previous section and includes the OQCL ISA ports. Four distinct ISA addresses are used, all of them having the first 12 bits in common. The FPGA module address is composed of these 12 bits. The next four bits determine which process is being addressed, i.e., GCD or RSA, and whether data is being sent or received. The bus controller process communicates with the GCD and RSA processes, using a two-phase bus with 8 data lines, the ports for which are internally declared as global signals. The STD_LOGIC resolved data type from the IEEE.STD_LOGIC_1164 is used for these signals, since the data ports in the OQCL ISA channels use this type. The bus controller acts as the master for the two-phase interface. Four distinct master channels are declared for sending and receiving data from the GCD and RSA processes, and the corresponding servant channels are declared for the GCD and RSA processes. All these channels are declared as global signals.

The same bus controller process acts as the servant for the ISA transfer, and the OQCL ISA send and receive channels are also declared globally. The bus controller process begins by initializing the ISA send and receive channels. Next it enters a loop where it waits for an ISA read or write command to be issued as determined by the ISA servant channel’s Ready() member function, which has been added to OQCL.

Figure 5(c) shows the procedure for ReadySend(); ReadyRec() would be similar. If the FPGA module address is on the ISA bus, and iorio.p is asserted, the address is returned so that bits other than module address can be examined to determine the actual channel being addressed. To ensure timing constraints are met, iochanged.p is asserted to request a bus cycle extension.

Coming back to Figure 4(a), the bus controller pro-
Flag address approach for the gcd example using the ISA protocol and the FPGA as a co-processor.

The entity, architecture declarations and the need for a flag address (gcd_done_addr) are exactly the same as in the flag approach (the only difference is that there is no need for a flag process (gcd_done_addr)

Instead of the flag process the sentinel process described below is used:

**Sentinel approach for the gcd example using the ISA protocol and the FPGA as a co-processor:**

**Figure 3:** GCD example on the FPGA using the ISA protocol: (a) using a flag address, (b) using a sentinel.
-- Bus controller approach for multiple FPGA processes
use work.CL_ISA.all; -- VHDL ISA and
use work.CL_CUSTOM.all; -- custom libraries

architecture ACL_S_ISA of CL_S_ISA is
-- Using addresses from unused block 0300-0377h
-- The first 12 bits common, used for module address
constant ISA_module_addr : bit16 := X"0300"
constant gcd_send_addr : bit4 := "0000"
constant gcd_rec_addr : bit4 := "0001"
constant rsa_send_addr : bit4 := "0010"
constant rsa_rec_addr : bit4 := "0011"

-- Ports for the D8P2 bus between bc and processes
signal bc_data_s : STD_LOGIC8;
signal bc_gcd_req_s : STD_LOGIC;
signal bc_rsa_req_s : STD_LOGIC;
-- Sentinels for the gcd and rsa process
signal gcd_done_s : bit := '0';
signal rsa_done_s : bit := '0';

-- Send, receive channels for the D8P2 interface
signal gcd_send_chan_D8P2_s : CL_SEND_S_D8P2;
signal gcd_rec_chan_D8P2_s : CL_RECV_S_D8P2;
signal rsa_send_chan_D8P2_s : CL_SEND_S_D8P2;
signal rsa_rec_chan_D8P2_s : CL_RECV_S_D8P2;
signal bc_gcd_send_chan_D8P2_s : CL_SEND_M_D8P2;
signal bc_gcd_rec_chan_D8P2_s : CL_RECV_M_D8P2;
signal bc_rsa_send_chan_D8P2_s : CL_SEND_M_D8P2;
signal bc_rsa_rec_chan_D8P2_s : CL_RECV_M_D8P2;

-- Send, receive channels for the ISA interface
signal bc_send_chan_ISA_s : CL_SEND_S_ISA;
signal bc_rec_chan_ISA_s : CL_RECV_S_ISA;
-- The bus controller (servant) uses the ISA protocol
begin
-- to talk with the PC and acts as the master for the
-- D8P2 protocol it uses to talk to other processes
bus_controller : process
variable ISA_Ready : bit := '0';
variable ISA_module_addr_lsb : int2 := 4;
variable char_data : STD_LOGIC8;
begin
-- Initializations
  CL_InitSendSrvISA(bc_send_chan_ISA_s, data_p,
  ISA_module_addr, clk_p);
  CL_InitRecSrvISA(bc_rec_chan_ISA_s, data_p,
  ISA_module_addr, clk_p);
loop
  -- Wait until a read or write command is issued
  while (ISA_Ready = '0') loop
    CL_ReadySendSrvISA(bc_send_chan_ISA_s, ISA_,
      Ready, ISA_module_addr_lsb, read_addr,
      addr_p, aen_p, reset_p, ior_p, iochny_p, clk_p);
    CL_ReadyRecSrvISA(bc_rec_chan_ISA_s, ISA_,
      Ready, ISA_module_addr_lsb, read_addr,
      addr_p, aen_p, reset_p, ior_p, iochny_p, clk_p);
  end loop;
end loop;
end process;

-- The cases for gcd_send_addr and rsa_rec_addr
-- are similar (not shown)
when others => -- Error report can be asserted
 elsenext
  end loop;
end loop;
end ACL_S_ISA;

-- Read raw data or send result as per the address
when gcd_send_addr => -- Read gcd raw data
  CL_GetDataSrvISA(char_data, data_p,
    iochny_p, ior_p, clk_p);
else
  CL_SendMstD8P2(bc_gcd_send_chan_D8P2_s,
    char_data, bc_data_s, bc_gcd_req_s, clk_p);
  when gcd_rec_addr =>
    -- If the gcd has been computed send the result
    from gcd process, otherwise send sentinel
    if (gcd_done_s = '0') then
      CL_PutDataSrvISA(X"00", data_p,
        iochny_p, ior_p, clk_p);
    else
      CL_RecMstD8P2(bc_gcd_rec_chan_D8P2_s,
        char_data, bc_data_s, bc_gcd_req_s, clk_p);
      CL_PutDataSrvISA(char_data, data_p,
        iochny_p, ior_p, clk_p);
    end if;
  end when;
-- The cases for rsa_send_addr and rsa_rec_addr
-- are similar (not shown)
when others => -- Error report can be asserted
  end case;
end process;

Figure 4: Bus controller for multiple FPGA processes: (a) bus controller process, (b) block diagram.
-- GCD process for the bus controller example

gcd : process
variable x  : STD_LOGIC8;
variable y  : STD_LOGIC8;
begin
--Initializations
CL_InitSendSrvD8P2(gcd_send_chan_D8P2_s,
bc_data_s, bc_gcd_req_s', clk_p);
CL_InitRecSrvD8P2(gcd_rec_chan_D8P2_s,
bc_data_s, bc_gcd_req_s', clk_p);
loop
  gcd_done_s <= '0';
  --Receive x
  CL_RecSrvD8P2(gcd_rec_chan_D8P2_s, x,
  bc_data_s, bc_gcd_req_s', clk_p);
  -- Compute the gcd
  while (x /= y) loop
    if (x < y) then
      y := y - x;
    else
      x := x - y;
    end if;
  end loop;
  gcd_done_s <= '1';
  -- Set the GCD global
end loop;
end process;

-- RSA process for the bus controller example

rsa : process
variable pubkey_d  : STD_LOGIC32;
variable pubkey_n  : STD_LOGIC32;
variable msg_item_raw  : STD_LOGIC8;
variable msg_item_encoded  : STD_LOGIC32;
begin
--Initialization
CL_InitSendSrvD8P2(rsa_send_chan_D8P2_s,
bc_data_s, bc_rsa_req_s', clk_p);
CL_InitRecSrvD8P2(rsa_rec_chan_D8P2_s,
bc_data_s, bc_rsa_req_s', clk_p);
--Receive the public keys
CL_RecLongSrvD8P2(rsa_rec_chan_D8P2_s,
pubkey_d, bc_data_s, bc_rsa_req_s', clk_p);
CL_RecLongSrvD8P2(rsa_rec_chan_D8P2_s,
pubkey_n, bc_data_s, bc_rsa_req_s', clk_p);
loop
  rsa_done_s <= '0';
  --Receive a character
  CL_RecSrvD8P2(rsa_rec_chan_D8P2_s, msg_item_raw,
  pubkey_d, pubkey_n);
  --Encode the message
  msg_item_encoded := EncodeMsg(msg_item_raw,
  pubkey_d, pubkey_n);
  -- Send the result
  CL_SendSrvD8P2(rsa_send_chan_D8P2_s,
  msg_item_encoded, bc_data_s, bc_rsa_req_s', clk_p);
end loop;
end process;

Figure 5: Bus controller (cont’d): (a) GCD process, (b) RSA process, (c) addition to OOCL.
cess then examines the relevant bits, to determine which channel the ISA bus master is addressing, and accordingly routes the data to or from the GCD or RSA process, using the two-phase OOCLO bus. The switch statement shows the cases for the GCD process, the ones for the RSA process are identical. The GetData() or PutData() routines are used for the servant receive and send respectively and have been added to OOCLO.

Figure 5(d) shows the GetData() procedure, the PutData() procedure is identical. Data is read from the ISA bus and after the ctchd1w port is de-asserted, the procedure waits until the cycle is completed. The sentinel approach is used for both the GCD and the RSA computations, for sending the result, as discussed in the previous section. However, in this case a separate sentinel process is not needed, since the bus-controller examines the corresponding global, and accordingly sends either the sentinel or the result.

Figure 4(b) shows the block diagram for the interface. The bus controller process acts as the ISA servant, and co-ordinates the data transfer to and from the other processes on the FPGA module, by acting as the bus master for the two-phase bus. A separate request line is used for each channel on the two-phase bus instead of using the addressed mode. Since each channel is point-to-point, no address is necessary, leading to faster internal transfers. An address would only be necessary if there were very many processes to which the bus controller was interfacing. A brief note on naming conventions: each channel type begins with CL for communication library, followed by either SEND or REC for sender or receiver, followed by either M or S for either master or servant, followed by the protocol type, such as ISA for the ISA bus protocol, or DSP2 for a custom protocol with 8 data lines and 2-phase handshaking.

Figure 5(a) shows the GCD process. This has already been discussed in Section 3.1. The only difference is that instead of receiving or sending data over the ISA channels to the PC directly, the data transfer to the bus controller takes place over the internal two-phase bus.

Figure 5(b) shows the RSA process. Distinct OOCLO servant send and receive channels are declared and initialized. Next the public keys are received from the bus controller, after which the RSA process enters into a loop. The RSA global is set to zero, after which raw data is received over the rsa_rec_chan. This data is encoded and then sent back over the rsa_send_chan. Again, it is assumed that the relevant operators have been overloaded to support the STD_LOGIC data types.

To summarize, in addition to supporting the initialization and the send and receive methods, the OOCLO servant channels have been enhanced with routines that determine if the channel is ready to send or receive data, and with other routines that then proceed to complete the transfer. This enables the OOCLO methodology to be flexible enough to be applied in a multi-tasking environment in both hardware and software.

4 Conclusions

OOCLO bridges the gap between the abstract message passing primitives desired by the user, and the underlying communication implementation. It provides a consistency across diverse protocols and hardware-software components. Because OOCLO is based on libraries, no additional tools are needed to generate the interface, and no language extensions are necessary. In addition to supporting the initialization, send and receive routines, the OOCLO servant channels have been enhanced with routines that determine if the channel is ready to send or receive data, and with other routines that then proceed to complete the transfer. This enables the OOCLO methodology to be applied to multiprocessing examples. In this paper, we demonstrated the OOCLO routines for the PC ISA bus, and showed that the routines support communication for two reasonably complex communication examples.

The current library includes C libraries for the PC ISA bus transfer, interrupt-driven PC serial port transfer, and handshaked PC serial port transfer; C libraries for the Intel 8051 for PC serial port transfer, E2C bus transfer, and custom protocols for communication with other 8051's or with custom hardware components; and VHDL packages for PC ISA bus transfer and custom protocols. Future directions include expanding the library to include other common protocols, and investigating automated generation of the library routine implementations to simplify library development and porting to new architectures.

References