library IEEE;
use IEEE.std_logic_1164.all;

entity or3 is
  port (
          x,y,z: in std_logic;
          f: out std_logic
       );
end or3;

architecture beh of or3 is
begin
   process(x,y,z)
   begin
      f <= x or y or z;
   end process;
end;