library IEEE;
use IEEE.std_logic_1164.all;

entity and2 is
  port (
          x,y: in std_logic;
          f: out std_logic
       );
end and2;

architecture beh of and2 is
begin
   process(x,y)
   begin
      f <= x and y;
   end process;
end;