Multi-GPU Systems

GPU becoming more specialized

Modern GPU "Processing Block"

- 32 Threads
- 16 INT
- 16 single-precision FP
- 8 double-precision FP
- 4 SFU (sin, cos, log)
- 2 Tensor units for DNN
- 64KB RF

L0 Instruction Cache Warp Scheduler (32 thread/clk) Dispatch Unit (32 thread/clk)												
Register File (16,384 x 32-bit)												
FP64	INT	INT	FP32	FP32	F							
FP64	INT	INT	FP32	FP32	H							
FP64	INT	INT	FP32	FP32	+							
FP64	INT	INT	FP32	FP32		SOR	TENSOR					
FP64	INT	INT	FP32	FP32	co	RE	CORE					
FP64	INT	INT	FP32	FP32	H							
FP64	INT	INT	FP32	FP32								
FP64	INT	INT	FP32	FP32	H							
LD/ LD/ ST ST	LDľ ST	LD/ ST	LD/ ST	LDr ST	LDV ST	LD/ ST	SFU					





GPU Streaming Multiprocessor

- Contains 4 "Processing Blocks"
- Each independently schedules a set of 32 threads called a warp
- Share L1 Cache between blocks

SM																
L1 Instruction Cache																
	-	LOID		ion C	sche	-			-	LOI	na true	tian C	sche		_	
	L0 Instruction Cache Warp Scherkder (32 thread/cfi)							L0 Instruction Eache Warp Scheckvier (32 thread(ch)								
Dispatch Unit (32 threadlolk)						Dispatch Unit (32 threadictk)										
	Register File (16,384 x 32-bit)						Register File (16,384 x 32-bit)									
FP64	INT	HT	FP32	FP32	E			FP64	INT	HT	FP32	FP32	E			
F754	INT	INT	PP32	PPSZ			++++	FP64	INT	нт	1912	PP32				
1754		BAT	PP32	PP32				F754			1912	PP32				
FP64	INT	BIT	FP32	FP32		SOR	TENSOR	FP64	INT	HT	FP32	FP32		SOR	TENSOR	
FP64		BIT	FP32	FP32	co	RE	CORE	FP64			6932	FP32	co	XRE	CORE	
7754		BIT	FP32	FF32				7754		нт	7932	FF92				
7764	INT	BAT	PP92	P P 32				7764	INT	нт	PP-12	PP32				
1764			FP32	FP 22				F764		нт	PP32	PP32	H			
바 타	빲		UDF BT	цр/ Н	цау вт		SFU	101 101 87 87	١٣	쁎	401 81		w	LQY BT	SFU	
	L0 Instruction Cache												_			
	Warp Scheduler (32 thread/clk)							Warp Scheduler (32 thread/clk)								
	0	spatc	h Unit (32 fr	readk	sk)			Di	apato	h Unit	(32 fb	readi	sik)		
	Register File (16,384 x 32-bit)						Register File (16,384 x 32-bit)									
FP64	INT	INT	PP02	P 19 3 2	E			PP54	INT	INT	1942	P 1932	E			
FP64		BIT	FP32	FP32				FP64		нт	FP32	FP32			_	
FP64		BIT	FP32	FP22				FP64			FP32	FP32				
1754		BAT	PP32	FF32		SOR	TENSOR	7754			7932	F 1932		SOR	TENSOR	
F754		INT	PP32	PP32	ce	RE	CORE	F754			PP32	PP32	co	XRE	CORE	
FP64		BIT	F 1932	F P 22				FP64		HT	PP-12	PP32				
FPH		ыт	FP32	FP32				FP64		нт	FP32	FP32				
1764			FP32	FP32				1954			FP32	FP32	H			
UP UP ST	밝	LDY 51	밝	¥	Lay ST	먨	SFU	107 107 57 57	ur sr	먨	먨	밝	ur sr	LOY ST	SFU	
	128KB L1 Data Cache / Shared Memory															
			_	-								-				

GPU Hardware

- V100 has 80 SM
- 5376 FPU
- Peak 15.7
 TFLOPS






GPU "Data center in a box"

> DGX

- > A Multi-GPU "Node"
- > 300GB/s NVlink 2.0 cube mesh
- > 1 PFLOPS
- Faster Machine Learning







DATA CENTER PRODUCTS - SOLUTIONS - APPS - FOR DEVELOPERS TECHNOLOGIES -

DGX-1

OVERVIEW TOUR SPECS

ORDER NOW

NVIDIA DGX-1


Essential Instrument of AI Research



THE FASTEST PATH TO DEEP LEARNING

Building a platform for deep learning goes well beyond selecting a server and GPUs. A commitment to implementing AI in your business involves carefully selecting and integrating complex software with hardware. NVIDIA® DGX-1[™] fast-tracks your initiative with a solution that works right out of the box, so you can gain insights in hours instead of weeks or months.


DGX Data Center







GPU Support in Cloud Computing Stack








GPUs in the Cloud

> Exponential demand for more compute power









GPU inter-connection is getting complex



NVLink in Teala V100 doubles inter-OPU communication bandwidth compared to the previous generation, so researchers can use larger, more sophisticated applications to solve more complex problems.






Picture sources: NVlink whitepaper

GPU inter-connection is getting complex




150(in)+150(out)=300GB/s(Total)





GPU inter-connection is getting complex




How can we make efficient use of GPU inter-connects?





NVLink: Fast communication between multi-GPUs




SOCAL



Challenges of complex GPU inter-connects

 Programming Multi-GPU applications is hard





15



NCCL: ACCELERATED MULTI-GPU COLLECTIVE COMMUNICATIONS

Cliff Woolley, Sr. Manager, Developer Technology Software, NVIDIA



BACKGROUND

What limits the scalability of parallel applications?

Efficiency of parallel computation tasks

- Amount of exposed parallelism
- Amount of work assigned to each processor

Expense of communications among tasks

- Amount of communication
- Degree of overlap of communication with computation

COMMON COMMUNICATION PATTERNS

COMMUNICATION AMONG TASKS

What are common communication patterns?

Point-to-point communication

- Single sender, single receiver
- Relatively easy to implement efficiently


Collective communication

- Multiple senders and/or receivers
- Patterns include broadcast, scatter, gather, reduce, all-to-all, ...
- Difficult to implement efficiently

POINT-TO-POINT COMMUNICATION


Single-sender, single-receiver per instance

Most common pattern in HPC, where communication is usually to nearest neighbors




COLLECTIVE COMMUNICATION

Multiple senders and/or receivers



BROADCAST


One sender, multiple receivers






SCATTER

One sender; data is distributed among multiple receivers




GATHER

Multiple senders, one receiver




ALL-GATHER

Gather messages from all; deliver gathered data to all participants




REDUCE

Combine data from all senders; deliver the result to one receiver




ALL-REDUCE

Combine data from all senders; deliver the result to all participants




REDUCE-SCATTER

Combine data from all senders; distribute result across participants



ALL-TO-ALL

Scatter/Gather distinct messages from each participant to every other



Collectives are often avoided because they are expensive. Why?

Having multiple senders and/or receivers compounds communication inefficiencies

- For small transfers, latencies dominate; more participants increase latency
- For large transfers, bandwidth is key; bottlenecks are easily exposed
- May require topology-aware implementation for high performance
- Collectives are often blocking/non-overlapped



If collectives are so expensive, do they actually get used? YES!

Collectives are central to scalability in a variety of key applications:

- Deep Learning (All-reduce, broadcast, gather)
- Parallel FFT (Transposition is all-to-all)
- Molecular Dynamics (All-reduce)
- Graph Analytics (All-to-all)

...



Many implementations seen in the wild are suboptimal

Scaling requires efficient communication algorithms and careful implementation

Communication algorithms are topology-dependent


Topologies can be complex - not every system is a fat tree

Most collectives amenable to bandwidth-optimal implementation on rings, and many topologies can be interpreted as one or more rings [P. Patarasuk and X. Yuan]

RING-BASED COLLECTIVES: A PRIMER


BROADCAST

with unidirectional ring




BROADCAST


with unidirectional ring



with unidirectional ring



with unidirectional ring




Step 1: $\Delta t = N/B$ Step 2: $\Delta t = N/B$ Step 3: $\Delta t = N/B$

B: bandwidth of each link

N: bytes to broadcast

with unidirectional ring




Step 1: $\Delta t = N/B$ Step 2: $\Delta t = N/B$ Step 3: $\Delta t = N/B$ Total time: (k - 1)N/B*N*: bytes to broadcast B: bandwidth of each link


k: number of GPUs




with unidirectional ring



with unidirectional ring




with unidirectional ring



Split data into *S* messages Step 1: $\Delta t = N/(SB)$ Step 2: $\Delta t = N/(SB)$




with unidirectional ring




Split data into *S* messages Step 1: $\Delta t = N/(SB)$ Step 2: $\Delta t = N/(SB)$ Step 3: $\Delta t = N/(SB)$

with unidirectional ring



Split data into *S* messages Step 1: $\Delta t = N/(SB)$ Step 2: $\Delta t = N/(SB)$ Step 3: $\Delta t = N/(SB)$ Step 4: $\Delta t = N/(SB)$

with unidirectional ring




Split data into S messages Step 1: $\Delta t = N/(SB)$ Step 2: $\Delta t = N/(SB)$ Step 3: $\Delta t = N/(SB)$ Step 4: $\Delta t = N/(SB)$ Total time: SN/(SB) + (k-2)N/(SB) $= N(S + k - 2)/(SB) \rightarrow N/B$

31 🚳 nvidia


with unidirectional ring

GPU0 GPU1 GPU2 GPU3


with unidirectional ring




with unidirectional ring




with unidirectional ring




with unidirectional ring




with unidirectional ring




with unidirectional ring



with unidirectional ring



with unidirectional ring



40 📀 NVIDIA.

GPU0


with unidirectional ring

GPU1


Step: 1

Chunk: 2

with unidirectional ring





with unidirectional ring




done


A primer






A primer







...apply to lots of possible topologies




SMP Connection (e.g., QPI) PCle Gen3 x16 ~12 GB/s


...apply to lots of possible topologies





...apply to lots of possible topologies





INTRODUCING NCCL ("NICKEL"): ACCELERATED COLLECTIVES FOR MULTI-GPU SYSTEMS

INTRODUCING NCCL

Accelerating multi-GPU collective communications

GOAL:

 Build a research library of accelerated collectives that is easily integrated and topology-aware so as to improve the scalability of multi-GPU applications

APPROACH:

- Pattern the library after MPI's collectives
- Handle the intra-node communication in an optimal way
- Provide the necessary functionality for MPI to build on top to handle inter-node

NCCL FEATURES AND FUTURES

(Green = Currently available)

Collectives

- Broadcast
- All-Gather
- Reduce
- All-Reduce
- Reduce-Scatter
- Scatter
- Gather
- All-To-All
- Neighborhood

Key Features

- Single-node, up to 8 GPUs
- Host-side API
- Asynchronous/non-blocking interface
- Multi-thread, multi-process support
- In-place and out-of-place operation
- Integration with MPI
- Topology Detection
- NVLink & PCIe/QPI* support

NCCL IMPLEMENTATION

Implemented as monolithic CUDA C++ kernels combining the following:

- GPUDirect P2P Direct Access
- Three primitive operations: Copy, Reduce, ReduceAndCopy
- Intra-kernel synchronization between GPUs
- One CUDA thread block per ring-direction


NCCL EXAMPLE

```
#include <nccl.h>
ncclComm_t comm[4];
ncclCommInitAll(comm, 4, {0, 1, 2, 3});
foreach g in (GPUs) { // or foreach thread
  cudaSetDevice(g);
  double *d_send, *d_recv;
  // allocate d_send, d_recv; fill d_send with data
  ncclAllReduce(d_send, d_recv, N, ncclDouble, ncclSum, comm[g], stream[g]);
  // consume d_recv
```

}

NCCL PERFORMANCE

Bandwidth at different problem sizes (4 Maxwell GPUs)



54 📀 nvidia

AVAILABLE NOW github.com/NVIDIA/nccl

THANKS TO MY COLLABORATORS

Nathan Luehr

Jonas Lippuner

Przemek Tredak

Sylvain Jeaugey

Natalia Gimelshein

Simon Layton

This research is funded in part by the U.S. DOE DesignForward program

