

Two vertical lines, one blue and one orange, are positioned on the left side of the slide.

# CS/EE 217 GPU Architecture and Parallel Programming

## Lecture 9: Tiled Convolution Analysis


Two vertical lines, one blue and one orange, are positioned on the left side of the slide.

# Objective

- To learn more about the analysis of tiled algorithms


# If we used a larger (8 element) tile

N\_ds



Mask\_Width is 5


P



- For Mask\_Width = 5, we load  $8+5-1 = 12$  elements (12 memory loads)

# Each output P element uses 5 N elements (in N\_ds)

N\_ds



Mask\_Width is 5

- $P[8]$  uses  $N[6]$ ,  $N[7]$ ,  $N[8]$ ,  $N[9]$ ,  $N[10]$
- $P[9]$  uses  $N[7]$ ,  $N[8]$ ,  $N[9]$ ,  $N[10]$ ,  $N[11]$
- $P[10]$  uses  $N[8]$ ,  $N[9]$ ,  $N[10]$ ,  $N[11]$ ,  $N[12]$
- ...
- $P[14]$  uses  $N[12]$ ,  $N[13]$ ,  $N[14]$ ,  $N[15]$ ,  $N[16]$
- $P[15]$  uses  $N[13]$ ,  $N[14]$ ,  $N[15]$ ,  $N[16]$ ,  $N[17]$

# A simple way to calculate tiling benefit

- $(8+5-1)=12$  elements loaded
- $8*5$  global memory accesses replaced by shared memory accesses
- This gives a bandwidth reduction of  $40/12=3.3$


# In General

- $\text{Tile\_Width} + \text{Mask\_Width} - 1$  elements loaded
- $\text{Tile\_Width} * \text{Mask\_Width}$  global memory accesses replaced by shared memory access
- This gives a reduction of bandwidth by

$$(\text{Tile\_Width} * \text{Mask\_Width}) / (\text{Tile\_Width} + \text{Mask\_Width} - 1)$$

# Another Way to Look at Reuse

N\_ds



Mask\_Width is 5

- N[6] is used by P[8] (1X)
- N[7] is used by P[8], P[9] (2X)
- N[8] is used by P[8], P[9], P[10] (3X)
- N[9] is used by P[8], P[9], P[10], P[11] (4X)
- N[10] is used by P[8], P[9], P[10], P[11], P[12] (5X)
- ... (5X)
- N[14] is used by P[12], P[13], P[14], P[15] (4X)
- N[15] is used by P[13], P[14], P[15] (3X)

# Another Way to Look at Reuse

- The total number of global memory accesses (to the  $(8+5-1)=12$  N elements) replaced by shared memory accesses is

$$\begin{aligned} & 1 + 2 + 3 + 4 + 5 * (8-5+1) + 4 + 3 + 2 + 1 \\ &= 10 + 20 + 10 \\ &= 40 \end{aligned}$$

So the reduction is

$$40/12 = 3.3$$



# Ghost elements change ratios

- For a boundary tile, we load  $\text{Tile\_Width} + (\text{Mask\_Width}-1)/2$  elements
  - 10 in our example of  $\text{Tile\_Width} = 8$  and  $\text{Mask\_Width} = 5$
- Computing boundary elements do not access global memory for ghost cells
  - Total accesses is  $3 + 4 + 6 \cdot 5 = 37$  accesses

The reduction is  $37/10 = 3.7$

# In General for 1D

- The total number of global memory accesses to the  $(\text{Tile\_Width} + \text{Mask\_Width} - 1)$  N elements replaced by shared memory accesses is

$$1 + 2 + \dots + \text{Mask\_Width} - 1 + \text{Mask\_Width} * (\text{Tile\_Width} - \text{Mask\_Width} + 1) + \text{Mask\_Width} - 1 + \dots + 2 + 1$$

$$= (\text{Mask\_Width} - 1) * \text{Mask\_Width} + \text{Mask\_Width} * (\text{Tile\_Width} - \text{Mask\_Width} + 1)$$

$$= \text{Mask\_Width} * (\text{Tile\_Width})$$

# Bandwidth Reduction for 1D

- The reduction is

$$\text{Mask\_Width} * (\text{Tile\_Width}) / (\text{Tile\_Width} + \text{Mask\_Size} - 1)$$


Tile_Width	16	32	64	128	256
Reduction Mask_Width = 5	4.0	4.4	4.7	4.9	4.9
Reduction Mask_Width = 9	6.0	7.2	8.0	8.5	8.7

# 2D Output Tiling and Indexin (P)


- Use a thread block to calculate a tile of P
  - Each output tile is of TILE\_SIZE for both x and y

$\text{row\_o} = \text{blockIdx.y} * \text{TILE\_WIDTH} + \text{ty};$

$\text{col\_o} = \text{blockIdx.x} * \text{TILE\_WIDTH} + \text{tx};$



# Input tiles need to cover halo elements.



# A Simple Analysis for a small 8X8 output tile example

- $12 \times 12 = 144$  N elements need to be loaded into shared memory
- The calculation of each P element needs to access 25 N elements
- $8 \times 8 \times 25 = 1600$  global memory accesses are converted into shared memory accesses
- A reduction of  $1600/144 = 11X$

# In General

- $(\text{Tile\_Width} + \text{Mask\_Width} - 1)^2$  elements from N need to be loaded into shared memory for each tile
- The calculation of each P element needs to access  $\text{Mask\_Width}^2$  elements
  - $\text{Tile\_Width}^2 * \text{Mask\_Width}^2$  global memory accesses are converted into shared memory accesses
- The reduction is
$$\frac{\text{Tile\_Width}^2 * \text{Mask\_Width}^2}{(\text{Tile\_Width} + \text{Mask\_Width} - 1)^2}$$

# Bandwidth Reduction for 2D

- The reduction is

$$\text{Mask\_Width}^2 * (\text{Tile\_Width})^2 / (\text{Tile\_Width} + \text{Mask\_Size} - 1)^2$$

Tile_Width	8	16	32	64
Reduction Mask_Width = 5	11.1	16	19.7	22.1
Reduction Mask_Width = 9	20.3	36	51.8	64



# Ghost elements change ratios

- Left as homework.

Two vertical lines, one blue and one orange, are positioned on the left side of the slide.

**ANY MORE QUESTIONS?  
READ CHAPTER 8**