



CS161 – Design and Architecture of Computer Systems


ISA

Stored Program Computers



The BIG Picture

Processor



- Instructions represented in binary, just like data
- Instructions and data stored in memory
- Programs can operate on programs
 - e.g., compilers, linkers, ...
- Binary compatibility allows compiled programs to work on different computers
 - Standardized ISAs

The ISA



- Instruction Set Architecture
 - The ISA <u>defines</u> the CPU, or a CPU family (e.g. x86)
 - not only a collection of instructions,
 - includes the CPU view of memory, registers number and roles, etc.
 - The ISA is the contract between s/w and h/w
- Second Secon
 - E.g x86: Xeon ≠ Celeron, same ISA



MIPS ISA

The MIPS ISA



- Used as the example throughout the book
- Stanford MIPS commercialized by MIPS Technologies (<u>www.mips.com</u>)
- Large share of embedded core market
 - Applications in consumer electronics, network/storage equipment, cameras, printers, ...
- Typical of many modern ISAs
 - See MIPS Reference Data tear-out card, and Appendixes B and E

MIPS ISA



- Design principles
 - > small, regular & simple design → fast
 - make the common case fast
 - good design requires good compromises

Features

- \rightarrow 32 32-bit registers, $r_0 = 0$ always
- only load and store instructions access memory
- 32-bit instructions, fixed size opcode, leftmost 6 bits
 - fixed-field decoding
- all ALU operations are 3 address register operations
 - > add r1, r2, r3, meaning: r1 ← r2 + r3

Representing Instructions



- Instructions are encoded in binary
 - Called machine code
- MIPS instructions
 - Encoded as 32-bit instruction words
 - Small number of formats encoding operation code (opcode), register numbers, ...
 - Regularity!
- Register numbers
 - \$t0 \$t7 are reg's 8 15
 - > \$t8 − \$t9 are reg's 24 − 25

convention, used for code interoperability

MIPS R-format Instructions



	op	rs	rt	rd	shamt	funct
_	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

Instruction fields

- op: operation code (opcode)
- rs: first source register number
- rt: second source register number
- rd: destination register number
- shamt: shift amount (00000 for now)
- funct: function code (extends opcode)
- Used only for ALU instructions

R-format Example



ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

add \$r8, \$r17, \$r18

special	\$r17	\$r18	\$r8	0	add
0	17	18	8	0	32
000000	10001	10010	01000	00000	100000

 $00000010001100100100000000100000_2 = 02324020_{16}$

Arithmetic Operations



- Add and subtract, three operands
 - Two sources and one destination add a, b, c # a gets b + c
- All arithmetic operations have this form
- Design Principle 1: Simplicity favours regularity
 - Regularity makes implementation simpler
 - Simplicity enables higher performance at lower cost

Arithmetic Example



> C code:

$$f = (g + h) - (i + j);$$

Compiled MIPS code:

```
add t0, g, h # temp t0 = g + h add t1, i, j # temp t1 = i + j sub f, t0, t1 # f = t0 - t1
```

Register Operands



- Arithmetic instructions use register operands
- MIPS has a 32 × 32-bit register file
 - Use for frequently accessed data
 - Numbered 0 to 31
 - 32-bit data called a "word"
- Assembler names
 - \$t0, \$t1, ..., \$t9 for temporary values
 - \$s0, \$s1, ..., \$s7 for saved variables
- Design Principle 2: Smaller is faster
 - > c.f. main memory: millions of locations

Register Operand Example



> C code:

Compiled MIPS code:

```
add $t0, $s1, $s2
add $t1, $s3, $s4
sub $s0, $t0, $t1
```

MIPS I-format Instructions



ор	rs	rt	immediate or offset
6 bits	5 bits	5 bits	16 bits

- Immediate arithmetic and load/store instructions
 - rt: destination or source register number
 - > Constant: -2^{15} to $+(2^{15}-1)$, used as *immediate*
 - Address: offset added to base address in rs
- Good design demands good compromises
 - Different formats complicate decoding, but allow 32-bit instructions uniformly
 - Keep formats as similar as possible

I-format Example: load



ор	rs	rt	immediate or offset
6 bits	5 bits	5 bits	16 bits

 $lw $r8, 8($r17), $r8 \leftarrow Mem[8+$r17]$

lw	\$r17	\$r8	constant or address
35 ₁₀	17	8	8
100011	10001	01000	000000000001000

 $10001110001010000000000000001000_2 = 8E280008_{16}$

I-format Example: store



ор	rs	rt	immediate or offset
6 bits	5 bits	5 bits	16 bits

sw \$r8, 8(\$r17), Mem[8+\$r17] \$r8

SW	\$r17	\$r8	constant or address
43 ₁₀	17	8	8
101011	10001	01000	000000000001000

 $10101110001010000000000000001000_2 = AE280008_{16}$

I-format Example: addi



ор	rs	rt	immediate or offset
6 bits	5 bits	5 bits	16 bits

addi \$r8,\$r17, 8 \$r8 **←** 8+\$r17

addi	\$r17	\$r8	constant or address
8 ₁₀	17	8	8
001000	10001	01000	00000000001000

 $001000100010100000000000000001000_2 = 22280008_{16}$

I-format Example: beq



ор	rs	rt	offset
6 bits	5 bits	5 bits	16 bits

beq r8, r17, 8 if (r8==r17) PC \leftarrow PC+4+8

beq	\$r17	\$r8	offset
4 ₁₀	17	8	8
000100	10001	01000	00000000001000

 $000100100010100000000000000001000_2 = 12280008_{16}$

Memory Operands



- Main memory used for composite data
 - Arrays, structures, dynamic data
- To apply arithmetic operations
 - Load values from memory into registers
 - Store result from register to memory
- Memory is byte addressed
 - Each address identifies an 8-bit byte
- Words are aligned in memory
 - Address must be a multiple of 4
- MIPS is Big Endian
 - Most-significant byte at least address of a word
 - > c.f. Little Endian: least-significant byte at least address





- Viewed as a large, single-dimension array, with an address.
- > A memory address is an index into the array
- "Byte addressing" means that the index points to a byte of memory.

0	8 bits of data
1	8 bits of data
2	8 bits of data
3	8 bits of data
4	8 bits of data
5	8 bits of data
6	8 bits of data

. . .

Memory Organization (continued)



- Bytes are nice, but most data items use larger "words"
- For MIPS, a word is 32 bits or 4 bytes.

0	32 bits of data
4	32 bits of data
8	32 bits of data
12	32 bits of data

Registers hold 32 bits of data

. . .

- 2³² bytes with byte addresses from 0 to 2³²-1
- \rightarrow 2³⁰ words with byte addresses 0, 4, 8, ... 2³²-4

Memory Operand Example 1



> C code:

```
g = h + A[8];
```

- g in \$s1, h in \$s2, base address of A in \$s3
- Compiled MIPS code:
 - Index 8 requires offset of 32
 - 4 bytes per word

Memory Operand Example 2



> C code:

```
A[12] = h + A[8];
```

- h in \$s2, base address of A in \$s3
- Compiled MIPS code:
 - Index 8 requires offset of 32

```
lw $t0, 32($s3)  # load word
add $t0, $s2, $t0
sw $t0, 48($s3)  # store word
```

Registers vs. Memory



- Registers are faster to access than memory
- Operating on memory data requires loads and stores
 - More instructions to be executed
- Compiler must use registers for variables as much as possible
 - Only spill to memory for less frequently used variables
 - Register optimization is important!

Immediate Operands



- Constant data specified in an instruction addi \$s3, \$s3, 4
- No subtract immediate instruction
 - Just use a negative constant addi \$s2, \$s1, -1
- Design Principle 3: Make the common case fast
 - Small constants are common
 - Immediate operand avoids a load instruction

32-bit Constants



- Most constants are small
 - 16-bit immediate is sufficient
- For the occasional 32-bit constant lui rt, constant
 - Copies 16-bit constant to left 16 bits of rt
 - Clears right 16 bits of rt to 0

The Constant Zero



- MIPS register 0 (\$zero) is the constant 0
 - Cannot be overwritten
- Useful for common operations
 - E.g., move between registers add \$t2, \$s1, \$zero

Character Data



- > Byte-encoded character sets
 - ASCII: 128 characters
 - > 95 graphic, 33 control
 - Latin-1: 256 characters
 - > ASCII, +96 more graphic characters
- > Unicode: 32-bit character set
 - Used in Java, C++ wide characters, ...
 - Most of the world's alphabets, plus symbols
 - UTF-8, UTF-16: variable-length encodings

Byte/Halfword Operations



- Could use bitwise operations
- MIPS byte/halfword load/store
 - String processing is a common case

```
lb rt, offset(rs) lh rt, offset(rs)
```

Sign extend to 32 bits in rt

```
lbu rt, offset(rs) lhu rt, offset(rs)
```

Zero extend to 32 bits in rt

```
sb rt, offset(rs) sh rt, offset(rs)
```

Store just rightmost byte/halfword

Conditional Operations




- > Branch to a labeled instruction if a condition is true
 - Otherwise, continue sequentially
- > beq rs, rt, L1
 - if (rs == rt) branch to instruction labeled L1;
- > bne rs, rt, L1
 - if (rs != rt) branch to instruction labeled L1;
- **›** j L1
 - unconditional jump to instruction labeled L1

Compiling If Statements



> C code:

- > f, g, ... in \$s0, \$s1, ...
- Compiled MIPS code:



```
bne $s3, $s4, Else
add $s0, $s1, $s2
j Exit
Else: sub $s0, $s1, $s2
```

Exit: ...

Assembler calculates addresses

Compiling Loop Statements



C code:

```
while (save[i] == k) i += 1;
i in $s3, k in $s5, address of save in $s6
```


Compiled MIPS code:

```
Loop: sll $t1, $s3, 2
add $t1, $t1, $s6
lw $t0, 0($t1)
bne $t0, $s5, Exit
addi $s3, $s3, 1
j Loop
Exit: ...
```

Basic Blocks



- A basic block is a sequence of instructions with
 - No embedded branches (except at end)
 - No branch targets (except at beginning)



- A compiler identifies basic blocks for optimization
- An advanced processor can accelerate execution of basic blocks

More Conditional Operations



- Set result to 1 if a condition is true
 - Otherwise, set to 0
- > slt rd, rs, rt
 - if (rs < rt) rd = 1; else rd = 0;</pre>
- > slti rt, rs, constant
 - if (rs < constant) rt = 1; else rt = 0;</p>
- Use in combination with beq, bne

```
slt $t0, $s1, $s2 # if ($s1 < $s2)
bne $t0, $zero, L # branch to L</pre>
```

Signed vs. Unsigned



- Signed comparison: slt, slti
- Unsigned comparison: sltu, sltui
- > Example

 - \$s1 = 0000 0000 0000 0000 0000 0000 0001
 - > slt \$t0, \$s0, \$s1 # signed
 > -1 < +1 ⇒ \$t0 = 1</pre>
 - > sltu \$t0, \$s0, \$s1 # unsigned
 - $+4,294,967,295 > +1 \Rightarrow $t0 = 0$

Branch Instruction Design



- > Why not blt, bge, etc?
- > Hardware for <, ≥, ... slower than =, ≠</p>
 - Combining with branch involves more work per instruction, requiring a slower clock
 - All instructions penalized!
- beq and bne are the common case
- This is a good design compromise

Branch Addressing



- > Branch instructions specify
 - Opcode, two registers, target address
- Most branch targets are near branch
 - Forward or backward

ор	rs	rt	constant or address
6 bits	5 bits	5 bits	16 bits

- PC-relative addressing
 - Target address = PC + offset × 4
 - PC already incremented by 4 by this time

Jump Addressing



- Jump (j and jal) targets could be anywhere in text segment
 - Encode full address in instruction

ор	address				
6 bits	26 bits				

- (Pseudo)Direct jump addressing
 - Target address = PC_{31...28}: (address × 4)

Target Addressing Example



- Loop code from earlier example
 - Assume Loop at location 80000

Loop:	s11	\$t1,	\$s3, 2		80000	0	0	19	9	4	0
	add	\$t1,	\$t1,	\$ s6	80004	0	9	22	9	0	32
	٦w	\$t0,	0(\$t	1)	80008	35	9	8		0	
	bne	\$t0,	\$s5,	Exit	80012	5	8	21		2	
	addi	\$s3,	\$s3,	1	80016	8	19	19	N N N N N N N N N N N N N N N N N N N	1	
	j	Loop		80020		2	20000				
Exit:					80024						

Branching Far Away



- If branch target is too far to encode with 16bit offset, assembler rewrites the code
- Example

```
beq $s0,$s1, L1

↓
bne $s0,$s1, L2
j L1
L2: ...
```

MIPS ISA Register Names



Name	Register number	Usage	Preserved on call?	
\$zero	0	The constant value 0	n.a.	
\$v0-\$v1	2–3	Values for results and expression evaluation	no	
\$a0-\$a3	4–7	Arguments	no	
\$t0-\$t7	8–15	Temporaries	no	
\$s0 - \$s7	16-23	Saved	yes	
\$t8-\$t9	24–25	More temporaries	no	
\$gp	28	Global pointer	yes	
\$sp	29	Stack pointer	yes	
\$fp	30	Frame pointer	yes	
\$ra	31	Return address	yes	

Register 1 (\$at) reserved for assembler, 26-27 for operating system


MIPS Instruction Formats



Name	Fields						Comments		
Field size	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	All MIPS instructions are 32 bits long		
R-format	ор	rs	rt	rd	shamt	funct	Arithmetic instruction format		
I-format	ор	rs	rt	address/immediate		diate	Transfer, branch, i mm. format		
J-format	ор		ta	target address			Jump instruction format		

Addressing Mode Summary





Synchronization



- Two processors sharing an area of memory
 - > P1 writes, then P2 reads
 - Data race if P1 and P2 don't synchronize
 - Result depends of order of accesses
- Hardware support required
 - Atomic read/write memory operation
 - No other access to the location allowed between the read and write
- Could be a single instruction
 - ► E.g., atomic swap of register

 memory
 - Or an atomic pair of instructions

Synchronization in MIPS



- Load linked: 11 rt, offset(rs)
- Store conditional: sc rt, offset(rs)
 - Succeeds if location not changed since the 11
 - Returns 1 in rt
 - Fails if location is changed
 - > Returns 0 in rt
- Example: atomic swap (to test/set lock variable)



PROCEDURE CALLING

Procedure Calling



- Steps required
 - 1. Place parameters in registers
 - 2. Transfer control to procedure
 - 3. Acquire storage for procedure
 - 4. Perform procedure's operations
 - 5. Place result in register for caller
 - 6. Return to place of call

Register Usage



- \$a0 \$a3: arguments (reg's 4 7)
- \$v0, \$v1: result values (reg's 2 and 3)
- \$t0 \$t9: temporaries
 - Can be overwritten by callee
- \$s0 \$s7: saved
 - Must be saved/restored by callee
- \$gp: global pointer for static data (reg 28)
- \$sp: stack pointer (reg 29)
- \$fp: frame pointer (reg 30)
- \$ra: return address (reg 31)

Procedure Call Instructions



- > Procedure call: jump and link jal ProcedureLabel
 - Address of following instruction put in \$ra
 - Jumps to target address
- > Procedure return: jump register jr \$ra
 - Copies \$ra to program counter
 - Can also be used for computed jumps
 - e.g., for case/switch statements

Leaf Procedure Example



C code:

```
int leaf_example (int g, h, i, j)
{ int f;
    f = (g + h) - (i + j);
    return f;
}
```

- Arguments g, ..., j in \$a0, ..., \$a3
- f in \$s0 (hence, need to save \$s0 on stack)
- Result in \$v0

Leaf Procedure Example



> MIPS code:

```
leaf_example:
 addi $sp, $sp, -4
 sw $s0, 0($sp) // Save $s0 on stack
 add $t0, $a0, $a1
 add $t1, $a2, $a3
 sub $s0, $t0, $t1
 add $v0, $s0, $zero
 lw $s0, 0($sp) // Restore $s0
 addi $sp, $sp, 4
 jr
    $ra
                   // Return
```

Non-Leaf Procedures



- > Procedures that call other procedures
- For nested call, caller needs to save on the stack:
 - Its return address
 - Any arguments and temporaries needed after the call
- Restore from the stack after the call

Non-Leaf Procedure Example



C code:

```
int fact (int n)
{
  if (n < 1) return 1;
  else return (n * fact(n - 1));
}</pre>
```

- Argument n in \$a0
- Result in \$v0

Non-Leaf Procedure Example




MIPS code:

```
fact:
                         # adjust stack for 2 items
    addi $sp, $sp, -8
    sw $ra, 4($sp)
                         # save return address
    sw $a0, 0($sp)
                         # save argument
    slti $t0, $a0, 1
                         # test for n < 1
                        # branch if n !< 0</pre>
    beq $t0, $zero, L1
    addi $v0, $zero, 1
                         # if n < 1, result is 1
   addi $sp, $sp, 8
                              pop 2 items from stack
    jr $ra
                          # and return
L1: addi $a0, $a0, -1
                         # else decrement n
                         # recursive call
    ial
        fact
    lw $a0, 0($sp)
                         # restore original n
    lw $ra, 4($sp)
                         # and return address
   addi $sp, $sp, 8
                          # pop 2 items from stack
   mul $v0, $a0, $v0
                         # multiply to get result
    jr
         $ra
                          # and return
```

Local Data on the Stack






- Local data allocated by callee
 - e.g., C automatic variables
- Procedure frame (activation record)
 - Used by some compilers to manage stack storage

Memory Layout

UCR

- Text: program code
- Static data: global variables
 - e.g., static variables in C, constant arrays and strings
 - \$gp initialized to address allowing ±offsets into this segment
- Dynamic data: heap
 - E.g., malloc in C, new in Java
- Stack: automatic storage



String Copy Example



- C code (naïve):
 - Null-terminated string

```
void strcpy (char x[], char y[])
{ int i;
    i = 0;
    while ((x[i]=y[i])!='\0')
        i += 1;
}
```

- Addresses of x, y in \$a0, \$a1
- i in \$s0

String Copy Example



MIPS code:

```
strcpy:
   addi $sp, $sp, -4
                          # adjust stack for 1 item
   sw $s0, 0($sp)
                          # save $s0
   add $s0, $zero, $zero # i = 0
                          # addr of y[i] in $t1
L1: add $t1, $s0, $a1
   1bu $t2, 0($t1)
                          # t2 = y[i]
   add $t3, $s0, $a0
                          # addr of x[i] in $t3
   sb $t2, 0($t3)
                          \# x[i] = y[i]
                          # exit loop if y[i] == 0
   beq $t2, $zero, L2
   addi $s0, $s0, 1
                          \# i = i + 1
        L1
                          # next iteration of loop
L2: 1w $s0, 0($sp)
                          # restore saved $s0
   addi $sp, $sp, 4
                          # pop 1 item from stack
                          # and return
   jr
        $ra
```




From high-level languages to ISAs

TRANSLATING PROGRAMS

Translation and Startup





Assembler Pseudoinstructions

- Most assembler instructions represent machine instructions one-to-one
- Pseudoinstructions: figments of the assembler's imagination

```
move $t0, $t1 \rightarrow add $t0, $zero, $t1 blt $t0, $t1, L \rightarrow slt $at, $t0, $t1 bne $at, $zero, L
```

\$at (register 1): assembler temporary

Producing an Object Module



- Assembler (or compiler) translates program into machine instructions
- Provides information for building a complete program from the pieces
 - Header: described contents of object module
 - Text segment: translated instructions
 - Static data segment: data allocated for the life of the program
 - Relocation info: for contents that depend on absolute location of loaded program
 - Symbol table: global definitions and external refs
 - Debug info: for associating with source code

Linking Object Modules



- > Produces an executable image
 - 1. Merges segments
 - 2. Resolve labels (determine their addresses)
 - 3. Patch location-dependent and external refs
- Could leave location dependencies for fixing by a relocating loader
 - But with virtual memory, no need to do this
 - Program can be loaded into absolute location in virtual memory space

Loading a Program



- Load from image file on disk into memory
 - 1. Read header to determine segment sizes
 - 2. Create virtual address space
 - 3. Copy text and initialized data into memory
 - Or set page table entries so they can be faulted in
 - 4. Set up arguments on stack
 - 5. Initialize registers (including \$sp, \$fp, \$gp)
 - 6. Jump to startup routine
 - Copies arguments to \$a0, ... and calls main
 - When main returns, do exit syscall

Dynamic Linking



- Only link/load library procedure when it is called
 - Requires procedure code to be relocatable
 - Avoids image bloat caused by static linking of all (transitively) referenced libraries
 - Automatically picks up new library versions

Lazy Linkage




Indirection table


Stub: Loads routine ID, Jump to linker/loader

Linker/loader code

Dynamically mapped code




a. First call to DLL routine



b. Subsequent calls to DLL routine

Starting Java Applications





C Sort Example



- Illustrates use of assembly instructions for a C bubble sort function
- Swap procedure (leaf)

```
void swap(int v[], int k)
{
  int temp;
  temp = v[k];
  v[k] = v[k+1];
  v[k+1] = temp;
}
```

v in \$a0, k in \$a1, temp in \$t0

The Procedure Swap



MIPS code:

The Sort Procedure in C



Non-leaf (calls swap) void sort (int v[], int n) int i, j; for (i = 0; i < n; i += 1) { for (j = i - 1;j >= 0 & v[j] > v[j + 1];i -= 1) { swap(v,j);

v in \$a0, n in \$a1, i in \$s0, j in \$s1

The Procedure Body



```
move $s2, $a0
                            # save $a0 into $s2
        move $s3, $a1
                          # save $a1 into $s3
        move $s0, $zero
                            # i = 0
for1tst: slt $t0, $s0, $s3 # $t0 = 0 if $s0 \ge $s3 (i \ge n)
        beg t0, zero, exit1 # go to exit1 if s0 \ge s3 (i \ge n)
        addi \$s1, \$s0, -1 # i = i - 1
for2tst: slti t0, s1, 0 # t0 = 1 if s1 < 0 (j < 0)
        bne t0, zero, exit2 # go to exit2 if s1 < 0 (j < 0)
        sll $t1, $s1, 2 # $t1 = i * 4
        add t2, s2, t1 # t2 = v + t
        1w $t3, 0($t2) # $t3 = v[i]
        w $t4. 4($t2)  # $t4 = v[i + 1]
        \$1t \$t0, \$t4, \$t3  # \$t0 = 0 if \$t4 \ge \$t3
        beg t0, zero, exit2 # go to exit2 if t4 \ge t3
                             # 1st param of swap is v (old $a0)
        move $a0, $s2
        move $a1, $s1
                             # 2nd param of swap is j
        jal swap
                             # call swap procedure
        addi $s1, $s1, -1
                             # j -= 1
        i for2tst
                             # jump to test of inner loop
                             \# i += 1
exit2:
        addi $s0, $s0, 1
            for1tst
                             # jump to test of outer loop
```


The Full Procedure





```
addi $sp,$sp, -20
                                 # make room on stack for 5
sort:
                                            registers
                                 # save $ra on stack
         sw $ra, 16($sp)
         sw $s3,12($sp)
                                 # save $s3 on stack
         sw $s2, 8($sp)
                               # save $s2 on stack
         sw $s1, 4(\$sp)
                                # save $s1 on stack
         sw $s0, 0(\$sp)
                                 # save $s0 on stack
                                 # procedure body
         exit1: lw $s0, 0($sp)
                                 # restore $s0 from stack
         lw $s1, 4($sp)
                                 # restore $s1 from stack
         lw $s2, 8($sp)
                                 # restore $s2 from stack
                                 # restore $s3 from stack
         lw $s3,12($sp)
         lw $ra,16($sp)
                                # restore $ra from stack
         addi $sp,$sp, 20
                                 # restore stack pointer
         jr $ra
                                 # return to calling
```


Effect of Compiler Optimization UCR

Compiled with gcc for Pentium 4 under Linux












Effect of Language and Algorithm







Lessons Learnt



- Instruction count and CPI are not good performance indicators in isolation
- Compiler optimizations are sensitive to the algorithm
- Java/JIT compiled code is significantly faster than JVM interpreted
 - Comparable to optimized C in some cases
- Nothing can fix a dumb algorithm!

Arrays vs. Pointers



- Array indexing involves
 - Multiplying index by element size
 - Adding to array base address
- Pointers correspond directly to memory addresses
 - Can avoid indexing complexity

Example: Clearing an array



```
clear1(int array[], int size) {
                                       clear2(int *array, int size) {
 int i;
                                         int *p;
 for (i = 0; i < size; i += 1)
                                         for (p = \&array[0]; p < \&array[size];
   array[i] = 0;
                                             p = p + 1
                                           *p = 0:
                     \# i = 0
      move $t0,$zero
                                             move t0,a0 # p = & array[0]
loop1: sll $t1,$t0,2  # $t1 = i * 4
                                             s11 $t1,$a1,2 # $t1 = size * 4
      add $t2,$a0,$t1 # $t2 =
                                             add t2,a0,t1 # t2 =
                          &array[i]
                                                                &array[size]
                                       loop2: sw zero,0(t0) # Memory[p] = 0
      addi $t0,$t0,1 # i = i + 1
                                             addi t0,t0,4 \# p = p + 4
      s1t $t3,$t0,$a1 # $t3 =
                                             s1t $t3,$t0,$t2 # $t3 =
                        (i < size)
                                                             #(p<&array[size])</pre>
      bne $t3,$zero,loop1 # if (...)
                                             bne $t3,$zero,loop2 # if (...)
                         # goto loop1
                                                                # goto loop2
```

Comparison of Array vs. Ptr



- Multiply "strength reduced" to shift
- Array version requires shift to be inside loop
 - Part of index calculation for incremented i
 - c.f. incrementing pointer
- Compiler can achieve same effect as manual use of pointers
 - Induction variable elimination
 - Better to make program clearer and safer



ARM & MIPS ISA

ARM & MIPS Similarities



- ARM: the most popular embedded core
- Similar basic set of instructions to MIPS

	ARM	MIPS
Date announced	1985	1985
Instruction size	32 bits	32 bits
Address space	32-bit flat	32-bit flat
Data alignment	Aligned	Aligned
Data addressing modes	9	3
Registers	15 × 32-bit	31 × 32-bit
Input/output	Memory mapped	Memory mapped

ISA Comparison



	Instruction name	ARM	MIPS	
	Add	add	addu, addiu	
	Add (trap if overflow)	adds; swivs	add	
	Subtract	sub	subu	
	Subtract (trap if overflow)	subs; swivs	sub	
	Multiply	mul	mult, multu	
	Divide	_	div, divu	
B .: .	And	and	and	
Register-register	Or	orr	or	
	Xor	eor	xor	
	Load high part register	_	lui	
	Shift left logical	Isl ¹	sllv, sll	
	Shift right logical	Isr ¹	srlv, srl	
	Shift right arithmetic	asr ¹	srav, sra	
	Compare	cmp, cmn, tst, teq	slt/i,slt/iu	
	Load byte signed	Idrsb	lb	
	Load byte unsigned	Idrb	Ibu	
	Load halfword signed	Idrsh	lh	
	Load halfword unsigned	ldrh	Ihu	
Marco 1941 1 1990 Across	Load word	ldr	lw	
Data transfer	Store byte	strb	sb	
	Store halfword	strh	sh	
	Store word	str	SW	
	Read, write special registers	mrs, msr	move	
	Atomic Exchange	swp, swpb	II;sc	


Compare and Branch in ARM



- Uses condition codes for result of an arithmetic/logical instruction
 - Negative, zero, carry, overflow
 - Compare instructions to set condition codes without keeping the result
- Each instruction can be conditional
 - Top 4 bits of instruction word: condition value
 - Can avoid branches over single instructions

Instruction Encoding





ARM & MIPS Addressing Modes UCR

Addressing mode	ARM	MIPS
Register operand	X	Х
Immediate operand	X	X
Register + offset (displacement or based)	X	Х
Register + register (indexed)	X	_
Register + scaled register (scaled)	X	_
Register + offset and update register	Х	
Register + register and update register	Х	_
Autoincrement, autodecrement	X	
PC-relative data	X	

ARM Arithmetic not in MIPS



Name	Definition	ARM	MIPS
Load immediate	Rd = Imm	mov	addi \$0,
Not	Rd = ~(Rs1)	mvn	nor \$0,
Move	Rd = Rs1	mov	or \$0,
Rotate right	$Rd = Rs i >> i$ $Rd_{0i-1} = Rs_{31-i31}$		
And not	Rd = Rs1 & ~(Rs2)	bic	
Reverse subtract	Rd = Rs2 - Rs1	rsb, rsc	
Support for multiword integer add	CarryOut, Rd = Rd + Rs1 + OldCarryOut	adcs	_
Support for multiword integer sub	CarryOut, Rd = Rd - Rs1 + OldCarryOut	sbcs	_



INTEL X86 ISA

The Intel x86 ISA



- Evolution with backward compatibility
 - > 8080 (1974): 8-bit microprocessor
 - Accumulator, plus 3 index-register pairs
 - > 8086 (1978): 16-bit extension to 8080
 - Complex instruction set (CISC)
 - > 8087 (1980): floating-point coprocessor
 - Adds FP instructions and register stack
 - 80286 (1982): 24-bit addresses, MMU
 - Segmented memory mapping and protection
 - 80386 (1985): 32-bit extension (now IA-32)
 - Additional addressing modes and operations
 - > Paged memory mapping as well as segments

The Intel x86 ISA



- Further evolution...
 - > i486 (1989): pipelined, on-chip caches and FPU
 - Compatible competitors: AMD, Cyrix, ...
 - > Pentium (1993): superscalar, 64-bit datapath
 - Later versions added MMX (Multi-Media eXtension) instructions
 - The infamous FDIV bug
 - Pentium Pro (1995), Pentium II (1997)
 - New microarchitecture (see Colwell, The Pentium Chronicles)
 - Pentium III (1999)
 - Added SSE (Streaming SIMD Extensions) and associated registers
 - Pentium 4 (2001)
 - New microarchitecture
 - Added SSE2 instructions


The Intel x86 ISA



- And further...
 - AMD64 (2003): extended architecture to 64 bits
 - EM64T Extended Memory 64 Technology (2004)
 - > AMD64 adopted by Intel (with refinements)
 - Added SSE3 instructions
 - Intel Core (2006)
 - Added SSE4 instructions, virtual machine support
 - AMD64 (announced 2007): SSE5 instructions
 - Intel declined to follow, instead...
 - Advanced Vector Extension (announced 2008)
 - Longer SSE registers, more instructions
- If Intel didn't extend with compatibility, its competitors would!
 - ➤ Technical elegance ≠ market success

Basic x86 Registers





Basic x86 Addressing Modes




> Two operands per instruction

Source/dest operand	Second source operand
Register	Register
Register	Immediate
Register	Memory
Memory	Register
Memory	Immediate

- Memory addressing modes
 - Address in register
 - Address = R_{base} + displacement
 - Address = R_{base} + 2^{scale} × R_{index} (scale = 0, 1, 2, or 3)
 - Address = R_{base} + 2^{scale} × R_{index} + displacement

x86 Instruction Encoding





- Variable length encoding
 - Postfix bytes specify addressing mode
 - Prefix bytes modify operation
 - Operand length, repetition, locking, ...

x86 Addressing Modes not in MIPS

Mode	Description	Register restrictions	MIPS equivalent
Register indirect	Address is in a register.	Not ESP or EBP	lw \$s0,0(\$s1)
Based mode with 8- or 32-bit displacement	Address is contents of base register plus displacement.	Not ESP	lw \$s0,100(\$s1)# <= 16-bit # displacement
Base plus scaled index	The address is Base + (2 ^{Scale} x Index) where Scale has the value 0, 1, 2, or 3.	Base: any GPR Index: not ESP	mul \$t0,\$s2,4 add \$t0,\$t0,\$s1 lw \$s0,0(\$t0)
Base plus scaled index with 8- or 32-bit displacement	The address is Base + (2 ^{Scale} x Index) + displacement where Scale has the value 0, 1, 2, or 3.	Base: any GPR Index: not ESP	mul \$t0,\$s2,4 add \$t0,\$t0,\$s1 lw \$s0,100(\$t0)#<=16-bit #displacement

FIGURE 2.38 x86 32-bit addressing modes with register restrictions and the equivalent MIPS code. The Base plus Scaled Index addressing mode, not found in ARM or MIPS, is included to avoid the multiplies by 4 (scale factor of 2) to turn an index in a register into a byte address (see Figures 2.25 and 2.27). A scale factor of 1 is used for 16-bit data, and a scale factor of 3 for 64-bit data. A scale factor of 0 means the address is not scaled. If the displacement is longer than 16 bits in the second or fourth modes, then the MIPS equivalent mode would need two more instructions: a lui to load the upper 16 bits of the displacement and an add to sum the upper address with the base register \$\$1. (Intel gives two different names to what is called Based addressing mode—Based and Indexed—but they are essentially identical and we combine them here.)

Implementing IA-32



- Complex instruction set makes implementation difficult
 - Hardware translates instructions to simpler microoperations
 - Simple instructions: 1–1
 - Complex instructions: 1—many
 - Micro-engine is a RISC processor
 - Market share makes this economically viable
- Comparable performance to RISC
 - Compilers avoid complex instructions

x86 ISA over time






FIGURE 2.43 Growth of x86 instruction set over time. While there is clear technical value to some of these extensions, this rapid change also increases the difficulty for other companies to try to build compatible processors.



CONCLUSION

Fallacies




- > Powerful instruction => higher performance
 - Fewer instructions required
 - But complex instructions are hard to implement
 - May slow down all instructions, including simple ones
 - Compilers are good at making fast code from simple instructions
- Use assembly code for high performance
 - But modern compilers are better at dealing with modern processors
 - More lines of code => more errors and less productivity

Fallacies



- ▶ Backward compatibility ⇒ instruction set doesn't change
 - But they do accrete more instructions



Pitfalls



- Sequential words are not at sequential addresses
 - Increment by 4, not by 1!
- > Keeping a pointer to an automatic variable after procedure returns
 - e.g., passing pointer back via an argument
 - Pointer becomes invalid when stack popped

Concluding Remarks



- Design principles
 - 1. Simplicity favors regularity
 - 2. Smaller is faster
 - 3. Make the common case fast
 - 4. Good design demands good compromises
- Layers of software/hardware
 - Compiler, assembler, hardware
- MIPS: typical of RISC ISAs
 - > c.f. x86

Concluding Remarks



- Measure MIPS instruction executions in benchmark programs
 - Consider making the common case fast
 - Consider compromises

Instruction class	MIPS examples	SPEC2006 Int	SPEC2006 FP
Arithmetic	add, sub, addi	16%	48%
Data transfer	lw, sw, lb, lbu, lh, lhu, sb, lui	35%	36%
Logical	and, or, nor, andi, ori, sll, srl	12%	4%
Cond. Branch	beq, bne, slt, slti, sltiu	34%	8%
Jump	j, jr, jal	2%	0%



this was covered in CS 61 or CS 120A

REVIEW SLIDES

Unsigned Binary Integers



Given an n-bit number

$$x = x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \dots + x_12^1 + x_02^0$$

- Range: 0 to +2ⁿ 1
- Example
 - 0000 0000 0000 0000 0000 0000 0000 1011₂ = 0 + ... + $1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0$ = 0 + ... + 8 + 0 + 2 + 1 = 11_{10}
- Using 32 bits
 - 0 to +4,294,967,295

2s-Complement Signed Integers

Given an n-bit number

$$x = -x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \dots + x_12^1 + x_02^0$$

- Range: -2^{n-1} to $+2^{n-1}-1$
- Example
- Using 32 bits
 - -2,147,483,648 to +2,147,483,647

2s-Complement Signed Integers R

- > Bit 31 is sign bit
 - 1 for negative numbers
 - 0 for non-negative numbers
- \rightarrow -(-2ⁿ⁻¹) can't be represented
- Non-negative numbers have the same unsigned and 2s-complement representation
- Some specific numbers
 - O: 0000 0000 ... 0000
 - —1: 1111 1111 ... 1111
 - Most-negative: 1000 0000 ... 0000
 - Most-positive: 0111 1111 ... 1111

Signed Negation



- Complement and add 1
 - > Complement means $1 \rightarrow 0, 0 \rightarrow 1$

$$x + \overline{x} = 1111...111_{2} = -1$$

 $\overline{x} + 1 = -x$

- Example: negate +2
 - **+**2 = 0000 0000 ... 0010₂
 - $-2 = 1111 \ 1111 \ \dots \ 1101_2 + 1$ = 1111 \ 1111 \ \dots \ 1110_2

Sign Extension



- Representing a number using more bits
 - Preserve the numeric value
- In MIPS instruction set
 - addi: extend immediate value
 - 1b, 1h: extend loaded byte/halfword
 - beq, bne: extend the displacement
- Replicate the sign bit to the left
 - c.f. unsigned values: extend with 0s
- > Examples: 8-bit to 16-bit
 - +2: 0000 0010 => 0000 0000 0000 0010
 - → -2: 1111 1110 => 1111 1111 1111 1110

Hexadecimal



- Base 16
 - Compact representation of bit strings
 - 4 bits per hex digit

0	0000	4	0100	8	1000	С	1100
1	0001	5	0101	9	1001	d	1101
2	0010	6	0110	а	1010	Ф	1110
3	0011	7	0111	b	1011	f	1111

- Example: eca8 6420
 - 1110 1100 1010 1000 0110 0100 0010 0000

Logical Operations



Instructions for bitwise manipulation

Operation	С	Java	MIPS
Shift left	<<	<<	s11
Shift right	>>	>>>	srl
Bitwise AND	&	&	and, andi
Bitwise OR			or, ori
Bitwise NOT	~	~	nor

 Useful for extracting and inserting groups of bits in a word

Shift Operations



ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

- shamt: how many positions to shift
- Shift left logical
 - Shift left and fill with 0 bits
 - > s11 by *i* bits multiplies by 2^{*i*}
- Shift right logical
 - Shift right and fill with 0 bits
 - srl by i bits divides by 2ⁱ (unsigned only)

AND Operations



- Useful to mask bits in a word
 - Select some bits, clear others to 0

```
and $t0, $t1, $t2
```

OR Operations



- Useful to include bits in a word
 - Set some bits to 1, leave others unchanged

NOT Operations



- Useful to invert bits in a word
 - Change 0 to 1, and 1 to 0
- MIPS has NOR 3-operand instruction
 - a NOR b == NOT (a OR b)

nor \$t0, \$t1, \$zero ____

Register 0: always read as zero

\$t1 | 0000 0000 0000 0001 1100 0000 0000

\$t0 | 1111 1111 1111 1100 0011 1111 1111