



# Our Simple Control Structure

- ❑ All of the logic is combinational
- ❑ We wait for everything to settle down, and the right thing to be done
  - ALU might not produce “right answer” right away
  - we use write signals along with clock to determine when to write
- ❑ Cycle time determined by length of the longest path



*We are ignoring some details like setup and hold times*



# Single Cycle – Steps of each instruction

Inst. Type	Functional Units Used				
<b>R-type</b>	Instruction fetch	Register read	ALU	Register write	
<b>Load</b>	Instruction fetch	Register read	ALU	Memory access	Register write
<b>Store</b>	Instruction fetch	Register read	ALU	Memory access	
<b>Branch</b>	Instruction fetch	Register read	ALU		
<b>Jump</b>	Instruction fetch				

# Single Cycle – How long is the cycle?

Inst. Type	Inst. Mem.	Reg. File (read)	ALU (s)	Data Mem.	Reg. File (write)	Total	Inst. %
R-type	2	1	2	0	1	6 ns	44
Load	2	1	2	2	1	8 ns	24
Store	2	1	2	2	0	7 ns	12
Branch	2	1	2	0	0	5 ns	18
Jump	2	0	0	0	0	2 ns	2

The cycle time must accommodate the longest operation: *lw*.  
 Cycle time ? 8 ns but the CPI = 1.

If we can accommodate variable number of cycles for each instruction and a cycle time of 1ns.

$$\text{CPI} = 6 \cdot 44\% + 8 \cdot 24\% + 7 \cdot 12\% + 5 \cdot 18\% + 2 \cdot 2\% = 6.3$$

How much faster would this machine be?

# Where we are headed

---

## ❑ Single Cycle Problems:

- what if we had a more complicated instruction like floating point?
- wasteful of area

## ❑ One Solution:


- use a “smaller” cycle time
- have different instructions take different numbers of cycles
- a “multicycle” datapath:

## ❑ We will be reusing functional units


- ALU used to compute address and to increment PC
- Memory used for instruction and data



# Multicycle Approach



# Datapath of Multicycle Implementation



# Five Execution Steps

---

- ❑ Instruction Fetch (F)
- ❑ Instruction Decode and Register Fetch (D)
- ❑ Execution, Memory Address Computation, or Branch Completion (EX)
- ❑ Memory Access or R-type instruction completion (M)
- ❑ Write-back step (W)

***INSTRUCTIONS TAKE FROM 3 - 5 CYCLES!***

# Step 1: Instruction Fetch

---

- ❑ Use PC to get instruction and put it in the Instruction Register.
- ❑ Increment the PC by 4 and put the result back in the PC.
- ❑ Can be described succinctly using RTL "Register-Transfer Language"

```
IR = Memory[PC];  
PC = PC + 4;
```

*Can we figure out the values of the control signals?*

```
MemRead=1; assert IRWrite; lrd=0; (IR = Memory[PC])
```

```
ALUSrcA=0; ALUSrcB=01; ALUOp=00; (PC = PC + 4)
```

```
PCSource=00; assert PCWrite; (store the incremented instruction  
address back into the PC)
```

# Step 2: Instruction Decode and Register Fetch

---

- ❑ Read registers *rs* and *rt* in case we need them
- ❑ Compute the branch address in case the instruction is a branch
- ❑ RTL:

`A = Reg[IR[25-21]];`

`B = Reg[IR[20-16]];`

`ALUOut = PC + (sign-extend(IR[15-0]) << 2);`

`ALUSrcA = 0; ALUSrcB = 11; ALUOp = 00; (branch target)`

# Step 3 (instruction dependent)

---

- ❑ ALU is performing one of three functions, based on instruction type

- ❑ Memory Reference:

`ALUOut = A + sign-extend(IR[15-0]);`

- ❑ R-type:

`ALUOut = A op B;`

- ❑ Branch:

`if (A==B) PC = ALUOut;`

*What are the control signals?*

# Step 4 (R-type or memory-access)

---

- ❑ Loads and stores access memory

```
MDR = Memory[ALUOut];  
    or  
Memory[ALUOut] = B;
```

- ❑ R-type instructions finish

```
Reg[IR[15-11]] = ALUOut;
```

*The write actually takes place at the end of the cycle on the edge*

# Write-back step

---

□  $\text{Reg}[\text{IR}[20-16]] = \text{MDR};$

*What about all the other instructions?*

# Summary:

Step name	Action for R-type instructions	Action for memory-reference instructions	Action for branches	Action for jumps
Instruction fetch	$IR = \text{Memory}[PC]$ $PC = PC + 4$			
Instruction decode/register fetch	$A = \text{Reg} [IR[25-21]]$ $B = \text{Reg} [IR[20-16]]$ $ALUOut = PC + (\text{sign-extend} (IR[15-0]) \ll 2)$			
Execution, address computation, branch/jump completion	$ALUOut = A \text{ op } B$	$ALUOut = A + \text{sign-extend} (IR[15-0])$	if $(A == B)$ then $PC = ALUOut$	$PC = PC [31-28] \parallel (IR[25-0] \ll 2)$
Memory access or R-type completion	$\text{Reg} [IR[15-11]] = ALUOut$	Load: $MDR = \text{Memory}[ALUOut]$ or Store: $\text{Memory} [ALUOut] = B$		
Memory read completion		Load: $\text{Reg}[IR[20-16]] = MDR$		