Clocks
n
sc_clock<>, sc_signal<bool>
n
time advances at clock edges and
the edge can be specified as pos or
neg
n
multiple clocks with arbitrary phase
relationship are allowed