nHierarchically
definable modules
nPorts and
signals enable communication btw modules
nAllows fixed
point computations
nBits, bit
vectors, char, int, fixed-point numbers, four state logic signals (1/0/X/Z),
vectors of these types
nConcurrency is
modeled using processes
nIndependent
threads; however allowed limited ability for specifying conditions to resume threads