February 06,
2002
UCR CS269:
Hardware/Software Engineering of Embedded Systems
Platform Compiler Technology
•Similarly, instruction scheduling techniques to reduce instruction cache misses have been developed, resulting in reduced bus transition per off-chip memory transfer.
•Recent work in
memory-aware compilation aims to better
exploit memory access protocols of contemporary
DRAMs for improving the memory bandwidth of
applications.