

## Tuning of Highly Configurable Architectures

David Sheldon, Frank Vahid\*,

Department of Computer Science and Engineering  
University of California, Riverside

\* Also with the Center for Embedded Computer Systems at UC Irvine

This work was supported in part by the National Science Foundation, the Semiconductor Research Corporation, and by hardware and software donations from Xilinx



## Current Platforms

- Soft-core FPGA processors
  - Microblaze
  - Nios
- Hard-core processors
  - Tensilica
  - Arm
- Other domains
  - Cache
  - FPGA architecture
  - Platform tuning

David Sheldon, UC Riverside

2 of 25

## Current Methods for customization

- Very few commercial tools for tuning of these architectures
- What tools that do exist are targeted for only a specific problem
  - (only tuning on the MCORE cache)

David Sheldon, UC Riverside

3 of 25

## Previous Work


- Most of the research in this area is targeted at a specific type of device.
  - Givargis, T., F. Vahid. Platune: A Tuning Framework for System-on-a-Chip Platforms.
  - Kumar, R., Dean Tullsen, and Norman Jouppi. "Core Architecture Optimization for Heterogeneous Chip Multiprocessors".
  - Moyer, B., Tune *Multicore Hardware for Software*.
  - Mohanty, S., Prasanna, V. K., Neema, S., and Davis, J. Rapid design space exploration of heterogeneous embedded systems using symbolic search and multi-granular simulation.
  - Sekar, K., Kanishka Lahiri, Sujit Dey. Dynamic Platform Management for Configurable Platform-Based System-on-Chips.
  - Sheldon, D., R. Kumar, R. Lysecky, F. Vahid, D. Tullsen. Application-Specific Customization of Paramaterized FPGA Soft-Core Processors.
  - Yiannacouras, P., J. G. Steffan, and J. Rose. Application-Specific Customization of Soft Processor Microarchitecture.

David Sheldon, UC Riverside

4 of 25

## FPGA Soft Core Processors

- Soft Core Processors can have configurable options
  - Datapath units
  - Cache
  - Bus architecture
- Current commercial FPGA Soft-Core Processors
  - Xilinx Microblaze
  - Altera Nios




David Sheldon, UC Riverside

5 of 25







## Goal

- Goal: Tune FPGA soft-core microprocessor for a given application



David Sheldon, UC Riverside

6 of 25



## Approach 1: Traditional CAD Techniques

### Problems

- 100's of target FPGAs
  - Different hard core resources (multiplier, block RAM)
- Model approach *estimates* size and performance for two or more units
  - MUL speedup 1.3, DIV speedup 1.6 → estimate MUL+DIV speedup 1.9
  - May really be 1.7
- Model inaccuracies may be large


Device	LUTs	FPGAs
NCV2000	21504	0
NCV2002	28784	0
NCV4000	71680	0
NCV4002	12288	0
NCV5000E	81440	0
NCV4000	46080	0
NCV4002	38784	2
NCV5000	20480	0
NCV5002	30720	0
NCV4000	17088	1
NCV5100E	3456	0
NCV4000	27360	2
NCV4002	30048	0
NCV6000E	13824	0
NCV4000	15600	2
NCV5000	8144	0
NCV4000	16176	2
NCV4000	38864	0
NCV4000	37584	0
NCV4000	50560	2
NCV4000	36400	2
NCV4000	6216	1
NCV4000	66176	2

David Sheldon, UC Riverside

13 of 25

## Approach 2: Synthesis-in-the-Loop

- Problem with traditional CAD approach
  - 100's of target FPGAs
  - Model approach *estimates* size and performance for two or more units
  - Model inaccuracies may be large
- Solution – Synthesis in the loop
  - No abstract model
  - Guided by actual size and performance data
  - But slow – can only explore a few configurations




David Sheldon, UC Riverside

14 of 25

## Approach 2: Synthesis-in-the-Loop

- First pre-analyze units to guide heuristic
  - Same calculations as when creating model for knapsack



	BS	FPU	MUL	DIV	CACHE
Perf increment	1.1	0.9	1.2	1.0	1.3
Size increment	1.4	2.7	1.8	1.1	1.6
Perf/Size	0.96	0.34	0.63	0.93	0.80

David Sheldon, UC Riverside

15 of 25

## Approach 2: Synthesis-in-the-Loop


- Build "impact-ordered tree" structure
  - Tree is specific to given application

	BS	FPU	MUL	DIV	CACHE
Perf/Size	0.96	0.34	0.63	0.93	0.80

Sort

	BS	DIV	CACHE	MUL	FPU
Perf/Size	0.96	0.93	0.80	0.63	0.34

### Application Specific Impact-ordering




David Sheldon, UC Riverside

16 of 25

## Approach 2: Synthesis-in-the-Loop

- Run tree-based search heuristic



David Sheldon, UC Riverside

17 of 25

## Comparison of Approaches


- Approach 1 – Traditional CAD
  - 6 synthesis runs to build model
  - O(np) knapsack solution
  - Examines thousands of configurations during exploration
- Approach 2 – Synthesis in the loop
  - 11 synthesis runs (6 pre-analysis, 5 exploration)
  - Examines (at most) 5 configurations during exploration

David Sheldon, UC Riverside

18 of 25

## Results

- 10 EEMBC and Powerstone benchmarks
  - alfr, BaseFP01, bitmnp, brev, canldr, g3fax, g721\_ps, idct, matmul, tblock, ttsprk
  - Average results shown, on Virtex 2 Pro, for particular size constraint




Knapsack sub-optimality due to multi-unit estimation inaccuracy

David Sheldon, UC Riverside

19 of 25

## Design of Experiments (DoE)

- Tool selected set of runs
- 12 runs
- Both the main effects and the interactions are now known




Factor	A	B	C	D	E	F	G	H	I	J	Cycles
Row #	BS	FPU	MUL	DIV	MSR	COMP	ICACHE_type	ICACHE_size	DCACHE_type	DCACHE_size	Y1
1	0	0	0	0	0	0	0	0	0	0	12696266
2	0	0	0	0	0	1	1	1	1	1	3644216
3	0	0	1	1	1	0	0	0	0	1	4820254
4	0	1	0	1	1	0	1	1	0	0	3803647
5	0	1	1	1	0	1	0	0	0	0	2660019
6	0	1	1	1	0	1	0	1	0	0	10818171
7	1	0	1	1	0	0	1	1	0	1	2044039
8	1	0	1	0	1	1	1	1	0	0	4046171
9	1	0	0	1	1	1	0	1	1	0	3601399
10	1	1	1	0	0	0	0	0	1	1	2308460
11	1	1	0	1	0	1	0	0	0	1	9208846
12	1	1	0	0	1	0	1	0	1	1	7276361

David Sheldon, UC Riverside

ZU of 25

## Design of Experiments (DoE)

Y bar Marginal Means Plot



David Sheldon, UC Riverside

21 of 25


## Regression Analysis

Yhat Model				Cycles			Equip LUTs		
Factor	Name	Coeff	P(2 Tail)	Tot	Coef	P(2 Tail)	Tot	Adj R <sup>2</sup>	
Const		633978.6	0.0000	1	54602.5	0.0000	1		
A	BS	-48838.9	0.2729	1	811.17	0.3485	1	X	
B	FPU	-25771.1	0.2028	1	1092.90	0.2009	1	X	
C	MUL	-34894.3	0.4616	1	1083.50	0.1172	1	X	
D	DIV	-25571.1	0.2028	1	424.67	0.3485	1	X	
E	MSR	-49742.9	0.2683	1	-0.8333	0.9974	1	X	
F	COMP	49742.9	0.2683	1	212.32	0.4924	1	X	
G	ICACHE_type	-31658.9	0.4931	1	403.83	0.2051	1	X	
H	ICACHE_size	-304570.6	0.0046	1	3805.38	0.0037	1	X	
I	DCACHE_type	-26449.3	0.6288	1	-188.17	0.2629	1	X	
J	DCACHE_size	-78930.6	0.2530	1	3601.67	0.0358	1	X	
R <sup>2</sup>		0.6913			0.9987				
Adj R <sup>2</sup>		0.5046			0.9981				
Std Error		1075306.9304			609.1732				
F		11.4319			76.1900				
Sig F		0.0006			0.0072				
F <sub>Lo</sub>		NA			NA				
Sig F <sub>Lo</sub>		NA			NA				
Source	BS	df	MS	SS	df	MS	SS		
Regression	114699205162031.0	10	119699205162031.0	28715792.7	10	28715792.7	28715792.7		
Error	1182002917380.1	1	1182002917380.1	488846.3	1	488846.3	488846.3		
Error <sub>Lo</sub>	NA	0	NA	NA	0	NA	NA		
Error <sub>Lo</sub>	NA	0	NA	NA	0	NA	NA		
Total	12081604270591.0	11		29204639.0	11				

David Sheldon, UC Riverside

22 of 25


## Interaction Plots




David Sheldon, UC Riverside

23 of 25

- 10,000 equiv LUT size constraint



- 30,000 equiv LUT size constraint



David Sheldon, UC Riverside

24 of 25



## Conclusions

- Design of Experiments (DoE) is able to find a very good solution to configuring a Soft-core processor.
  - No domain knowledge is required to create this experiment
  - Easy to define and run with a proper tool package.
- This technique can be applied to many different domains of tuning a given architecture.