

## Administrative Matters

---

- **Homework #4**
  - Due November 5<sup>th</sup>
  - Watch out for “regular printing” vs. “revised printing” issue
- **Extra Credit Quiz #1**
  - Wednesday, November 7<sup>th</sup>
  - Take about 10 minutes
  - Cover chapter 5 lecture homework 4, and some chapter 6 lecture
  - Worth extra 5 quiz points!
- **Midterm #2**
  - Monday, November 19<sup>th</sup>
  - Cover chapter 5, 6, and a little bit 7
  - Cover homework 4 and 5
  - 15% of your grade



---

## Chapter Five

### The Processor: Datapath and Control

(continue)

## Compute CPU Time

$$\text{CPU Time (or, Execution Time)} = \frac{\text{\# of instructions}}{\text{program}} \times \frac{\text{\# of cycles}}{\text{instruction}} \times \frac{\text{\# of seconds}}{\text{cycle}}$$


$$= \text{instruction count} \times \text{CPI} \times \text{cycle time}$$

$$= \text{instruction count} \times \text{CPI} \times \frac{1}{\text{clock rate}}$$

- Instruction count is determined
  - By selection of ISA (chapter 2) and compiler (elsewhere)
- Can still play with CPI and cycle time
  - By ways of implementing control and datapath (now)
  - By pipelining (chapter 6)
  - By memory hierarchy (chapter 7)

## Single Cycle Implementation

- Calculate cycle time assuming negligible delays except:
  - memory (2ns), ALU and adders (2ns), register file access (1ns)



## Single Cycle – How long is the cycle?

Inst. Type	Inst. Mem.	Reg. File (read)	ALU (s)	Data Mem.	Reg. File (write)	Total	Inst. %
R-type	2	1	2	0	1	6 ns	44
Load	2	1	2	2	1	8 ns	24
Store	2	1	2	2	0	7 ns	12
Branch	2	1	2	0	0	5 ns	18
Jump	2	0	0	0	0	2 ns	2

The cycle time must accommodate the longest operation: *lw*.  
 Cycle time  $\geq 8$  ns but the CPI = 1.


If we can accommodate variable number of cycles for each instruction and a cycle time of 1ns.

$$\text{CPI} = 6 \cdot 44\% + 8 \cdot 24\% + 7 \cdot 12\% + 5 \cdot 18\% + 2 \cdot 2\% = 6.3$$

How much faster would this machine be?



## Where we are headed

- **Single Cycle Problems:**
  - what if we had a more complicated instruction like floating point?
- **One Solution:**
  - use a “smaller” cycle time
  - have different instructions take different numbers of cycles
  - a “multicycle” datapath:




## Multicycle Approach

- ALU used to compute address and to increment PC
- Memory used for instruction and data
- Control signal need to “stay” with instruction as it progresses
- We'll use a finite state machine for control



## Multicycle Approach

- Break up the instructions into steps, each step takes a cycle
  - balance the amount of work to be done
  - restrict each cycle to use only one major functional unit
  - Why?
- At the end of a cycle
  - store values for use in later cycles
  - introduce additional “internal” registers



## Instructions from ISA perspective

- Consider each instruction from perspective of ISA.
- Example:
  - The add instruction changes a register.
  - Register specified by bits 15:11 of instruction.
  - Instruction specified by the PC.
  - New value is the sum (“op”) of two registers.
  - Registers specified by bits 25:21 and 20:16 of the instruction

$$\text{Reg}[\text{Memory}[\text{PC}][15:11]] \leftarrow \text{Reg}[\text{Memory}[\text{PC}][25:21]] \text{ op } \text{Reg}[\text{Memory}[\text{PC}][20:16]]$$

- In order to accomplish this we must break up the instruction.


## Breaking down an instruction

- ISA definition of arithmetic:

$$\text{Reg}[\text{Memory}[\text{PC}][15:11]] \leftarrow \text{Reg}[\text{Memory}[\text{PC}][25:21]] \text{ op } \text{Reg}[\text{Memory}[\text{PC}][20:16]]$$

- Could break down to:

- $\text{IR} \leftarrow \text{Memory}[\text{PC}]$
- $A \leftarrow \text{Reg}[\text{IR}[25:21]]$
- $B \leftarrow \text{Reg}[\text{IR}[20:16]]$
- $\text{ALUOut} \leftarrow A \text{ op } B$
- $\text{Reg}[\text{IR}[20:16]] \leftarrow \text{ALUOut}$



- Then, get to the next instruction

- $\text{PC} \leftarrow \text{PC} + 4$

Why not  
 $\text{Reg}[\text{IR}[20:16]] \leftarrow A \text{ op } B$  ?

## Idea behind multicycle approach

---

- We define each instruction from the ISA perspective
- Break it down into steps
  - following rule that data flows through at most one major functional unit
  - (e.g., balance work across steps)
- Introduce new registers as needed
  - (e.g, A, B, ALUOut, MDR, etc.)
- Finally try and pack as much work into each step (avoid unnecessary cycles) while also trying to share steps where possible (minimizes control, helps to simplify solution)
- Result: a multicycle Implementation!

## Five Execution Steps

---

- Instruction Fetch
- Instruction Decode and Register Fetch
- Execution, Memory Address Computation, or Branch Completion
- Memory Access or R-type instruction completion
- Write-back step

**INSTRUCTIONS TAKE FROM 3 - 5 CYCLES!**



### Step 3 (instruction dependent)

- ALU is performing one of three functions, based on instruction type

- Memory Reference:


$$ALUOut \leftarrow A + \text{sign-extend}(IR[15:0]);$$

- R-type:

$$ALUOut \leftarrow A \text{ op } B;$$

- Branch:

$$\text{if } (A==B) \text{ PC} \leftarrow ALUOut;$$




### Step 4 (R-type or memory-access)

- Loads and stores access memory

$$\begin{aligned} MDR &\leftarrow \text{Memory}[ALUOut]; \\ \text{or} \\ \text{Memory}[ALUOut] &\leftarrow B; \end{aligned}$$

- R-type instructions finish

$$\text{Reg}[IR[15:11]] \leftarrow ALUOut;$$



## Write-back step

- $\text{Reg}[\text{IR}[20:16]] \leftarrow \text{MDR};$

*Which instruction needs this?*

## Summary:


Step name	Action for R-type instructions	Action for memory-reference instructions	Action for branches	Action for jumps
Instruction fetch		$\text{IR} \leftarrow \text{Memory}[\text{PC}]$ $\text{PC} \leftarrow \text{PC} + 4$		
Instruction decode/register fetch		$A \leftarrow \text{Reg}[\text{IR}[25:21]]$ $B \leftarrow \text{Reg}[\text{IR}[20:16]]$ $\text{ALUOut} \leftarrow \text{PC} + (\text{sign-extend}(\text{IR}[15:0]) \ll 2)$		
Execution, address computation, branch/jump completion	$\text{ALUOut} \leftarrow A \text{ op } B$	$\text{ALUOut} \leftarrow A + \text{sign-extend}(\text{IR}[15:0])$	If (A == B) $\text{PC} \leftarrow \text{ALUOut}$	$\text{PC} \leftarrow \{\text{PC}[31:28], (\text{IR}[25:0])_2'b00\}$
Memory access or R-type completion	$\text{Reg}[\text{IR}[15:11]] \leftarrow \text{ALUOut}$	Load: $\text{MDR} \leftarrow \text{Memory}[\text{ALUOut}]$ or Store: $\text{Memory}[\text{ALUOut}] \leftarrow B$		
Memory read completion		Load: $\text{Reg}[\text{IR}[20:16]] \leftarrow \text{MDR}$		

## Simple Questions

- How many cycles will it take to execute this code?


```

lw $t2, 0($t3)
lw $t3, 4($t3)
beq $t2, $t3, Label ← #assume not
add $t5, $t2, $t3
sw $t5, 8($t3)
Label:    ...
    
```




## Implementing the Control

- Value of control signals is dependent upon:
  - what instruction is being executed
  - which step is being performed
- Use the information we've accumulated to specify a finite state machine
  - specify the finite state machine graphically, or
  - use microprogramming




## Building the control

- Finite State Machine
  - First two steps are identical for all instructions
  - Last 3-5 steps are different
- Not yet pipelined




## IF (again)

- Assert
  - MemRead
  - IRWrite
- lorD to instruction
- ALUSrcA to PC
- ALUSrcB to 4
- ALUOp to add
- PC+4 happen now to avoid conflict later (execution...)




## IF

- Assert
  - MemRead
  - IRWrite
- lorD to instruction
- ALUSrcA to PC
- ALUSrcB to 4
- ALUOp to add
- PC+4 happen now to avoid conflict later (execution...)




## ID (again)

- ALUSrcA to PC
- ALUSrcB to branch offset
- ALUop to add
  - Compute branch target
- Fetch Operand A and B
- Still don't know (care) what instruction it is





## IF and ID FSM

- ALUSrcA to PC
- ALUSrcB to branch offset
- ALUop to add
  - Compute branch target
- Fetch Operand A and B
- Still don't know (care) what instruction it is







## Branch



## Jump



## Control path

