Automatic Generation of Micro-architecture Simulators

1/4/00


Click here to start


Table of Contents

Automatic Generation of Micro-architecture Simulators

Requirements

Possible Solutions

Domain Specific Languages

Architecture Description Language ADL

Flexible Architecture Simulation Tool

ADL Architecture Specification

Micro-architecture Specification

Processing Stages

Artifacts

Stage Model

Controldata Declaration

Stage Semantics Specification

ADL Clock Model

Time Annotated Procedures (TAPs)

Specifying Control and Forwarding

Specifying Instruction Syntax and Semantics

Macro Instructions

Statistical Data Collection

ADL System Support for Debugging

Debugger Facility

ADL System Support for Externals

Development Effort

Experience

Experience

Performance

Author: Soner Onder