# UNIVERSITY OF CALIFORNIA, RIVERSIDE Department of Computer Science and Engineering CS61 – Machine Organization and Assembly Language Midterm 1 August 8, 2001



Name: Solution Key

Please print legibly

Student ID#:

(Numbers in parenthesis denote total possible points for question.)

1. If the ASCII code for the character "E" is 69 in decimal, what is the ASCII code for the character "H" in decimal? (1)

#### Answer

72.

2. Convert the decimal number  $76\frac{21}{32}$  into a 32-bit floating point number representation using the method described in the textbook. (4)

### Answer

$$76_{10} = 1001100_{2}$$

$$\frac{21}{32} = \frac{16}{32} + \frac{4}{32} + \frac{1}{32} = \frac{1}{2} + \frac{1}{8} + \frac{1}{32} = 1 \times 2^{-1} + 1 \times 2^{-3} + 1 \times 2^{-5} = 0.10101$$
Therefore,  $76\frac{21}{32}$  in binary is 1001100.10101
Normalizing this binary number gives  $1.00110010101 \times 2^{6}$ 
The exponent representation is  $6 + 127 = 133_{10} = 10000101$ .
Thus, the floating point representation is:

0 10000101 0011001010100000000000

point for the fraction
 point for the exponent
 point for the
 normalized number.
 point for the final 32
 bit string

3. Fill in the following table by performing the necessary conversions. The binary numbers are in 2's complement. (4)

Binary	Octal	Decimal	Hexadecimal
1001101			
	536		
		735	
			6E7

#### Answer:

Binary	Octal	Decimal	Hexadecimal
1001101	715 (115)	-51	CD (4D)
101011110	536	-162	F5E (15E)
01011011111	1337	735	2DF
(1011011111)			
011011100111	3347	1767	6E7
(11011100111)			

(2)

- 4. Perform the following binary arithmetic:
  - a) 11010010111 ÷ 1010 using unsigned numbers (positive integers). (2)
  - b)  $010111 \times 110111$  using signed numbers (i.e. 2's complement).

# Answer:

a)

10101000
1010) 11010010111
<u>1010</u>
1100
<u>1010</u>
001010
<u>1010</u>
0000111

b)


		010111
	×	110111
	0000	00010111
	0000	0010111
	0000	010111
	0000	00000
	0001	0111
+	1101	00100000
	1111	00110001

5. The truth table for the 2-input exclusive-or (XOR) gate is as follows:

Α	В	XOR
0	0	0
0	1	1
1	0	1
1	1	0

Draw the circuit that implements the XOR gate using AND, OR, and NOT gates. (4)

## Answer



6. The LDR (Load) and JMPR (Jump) instruction formats and operations are described as follows:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	0	×	×	×	×	×	×	×	×	×	×	×	×
	LDR Destination register		Bas	se regi	ster			Of	fset						

The LDR instruction add the contents of the Base register to the Offset value to form the address of a memory location. It then loads the contents stored in that memory location into the Destination register.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	0	0	0	×	Х	×	×	×	×	×	×	×
	JM	PR						Base				Of	fset		
							1	registe	r						

The JMPR instruction add the contents of the Base register to the Offset value to form the address of a memory location. It then loads that address into the PC.

Registers	Register contents (16 bits)
PC	000000010011000
R1	0000000000000001
R2	000000001011001
R3	000000000000010

Assume that the current memory and register contents are as follows:

Memory address	Memory contents (16 bits)
000000010010100	0110010001000001
000000010010110	1100000101000111
000000010011000	0110010011000001
000000010011010	11000001000010

Using the values from the table above, trace through the execution of the instructions until reaching an unspecified memory location. After reaching this point, write the contents of the four registers in the table below. Assume that the PC is incremented by 2 at the end of each Fetch cycle.

Registers	Register contents (16 bits)
РС	
R1	
R2	
R3	

Answer

Registers	Register contents (16 bits)
	(10 bits)
PC	000000010011010
R1	000000000000000000000000000000000000000
R2	content of memory location 3
R3	00000000000010