Textbook:

Instructor: Dr. Enoch Hwang. Office: BRNHL A259. e-mail: ehwang@cs.ucr.edu. Office hours: Immediately after the class. More detail and updated information on the web at www.cs.ucr.edu/~ehwang.

Objective: To learn to design digital systems at the register and processor levels focusing on sequential logic circuits and emphasizing the use of modern CAD tools. To learn about embedded systems and how to interface with them.

1. Sequential Logic.
   
   Introduction to sequential circuits (7.1)
   
   Latches. (7.2)
   
   Flip-Flops. (7.2)

2. Finite-State Machine (FSM).
   
   Moore and Mealy models. (7.3).
   
   Analysis of sequential circuits: Excitation equations. Next-state equations & tables. State diagrams. (7.3).
   
   Synthesis of sequential circuits: State minimization. State encoding. Choice of memory elements. (7.4 - 7.7)[2.3.3].

3. Sequential logic components.
   
   Registers (8.2), counters (8.4), RAMs (10.3)
   
   

4. FSM + Datapath [2.4].
5. Register-transfer design [2.5].
6. FSM with datapath (FSMD).
   
7. Synthesis of FSMDs.
   
8. Optimization: Register sharing. Functional-unit sharing. Bus sharing. [2.6].

9. Interfacing microcontrollers [4, 6].
10. 8051 {2.1 - 2.9}, Z80, EZ80
11. Addressing: Memories [5.4] {2.12}, I/O ports [6.3], Interrupts [6.4] {2.9}.
12. LEDs {3.5}, LCD [4.5], Keypad [4.6] {3.2.4}.
13. Real-time clocks [4.9] {3.11.2}, UART [4.3], A/D, D/A converters [4.8] {3.12}.
14. Protocols [6] USB.

Tests: Two midterms: Wed Aug 7 and Tue Aug 20. Final: Friday August 30, 2002, 10:00AM - 12:00PM.

Academic dishonesty: It is your responsibility to be familiar with UCR's and the department's policies on academic dishonesty. See policy. Cheating will be punished severely.

Grading: Homeworks 10%, Labs 30%, 2 Midterms @ 15% each, Final 30%. You must get at least 50% or the class average on the test (whichever is smaller) on two of the three tests to pass the course.

Grades:

Grades. If you do not want your grades to be posted on-line, please email me to let me know. Otherwise, I will take your inaction to mean that you have given me the approval to post your grades on-line.

It is possible for you to have a higher overall percentage but a lower letter grade when comparing with another student if you did not pass at least two tests.

Homeworks:

Homework 1
Homework 2
Homework 3

Solutions:

Homework 1 solutions
Midterm 1 solutions
Homework 2 solutions
Midterm 2 solutions
Homework 3 solutions
Final solutions

Labs:

Lab report form
XS40 breadboard schematic


Draft versions of upcoming labs are found below

Lab 1: Storage component design using behavioral VHDL.
Lab 2: Datapath design using structural VHDL
Lab 3: FSM design of a 4-bit counter using behavioral VHDL.
Lab 4: FSMD design of a greatest common divisor calculator using behavioral VHDL.
Lab 5: FSM + D design of a greatest common divisor calculator using behavioral and structural VHDL.
Lab 6: FSM + D design of a microprocessor using behavioral and structural VHDL.
Lab 7: Interfacing the 8051 to 7-segment displays
Lab 8: Interfacing the 8051 to a keypad and 7-segment display

Lab Guidelines:

• You should plan to stay for the duration of your 4-hour scheduled lab time. Labs are all posted on the web, so if you finish before a due date, you should proceed to work on the next lab. If it appears that students are leaving early, then measures may be taken.
• Each lab assignment's grade will typically consist of your lab demo (simulation and board), and your lab report (writeup, source code and results).
• No late lab submissions will be accepted.
• Lab reports are due before the end of your scheduled lab time on the date you are checked off for your demo. Use the report form above. We will be using electronic turnin (see below).
• The TA's will not be available for help 15 minutes before the end of each lab. This time is reserved for checking out completed labs.
• The students are required to work in groups of two. Students are welcome to choose their own lab partners.
• The TA's will check out the Xilinx boards to each group when required. Boards are only available during scheduled lab. Student must check the boards back in when done, and must be sure to sign the check in sheet. Students should also be sure the TA records your score your lab demo.
• The Xilinx boards are pre wired. Please do not change any wiring unless specifically instructed by the TA.
• You are required to go to the lab section you are registered in. If you wish to change your lab section, this must be pre-approved by the LECTURE TA.
• The TA's and Lab Assistants will be there to assist you in any problems that you might face for the full four hours (except during the check off time). Please feel free to approach any of them with any problems or questions that you might have. If you have any problems or questions please email cs120b-t@cs.ucr.edu. One of the TA's will answer your question as soon as possible.
• Any suggestions to help us improve the lab will be welcomed.