SPECIFICATION AND DESIGN OF EMBEDDED SYSTEMS

by

Daniel D. Gajski Frank Vahid Sanjiv Narayan Jie Gong

University of California at Irvine

Contents

P	refac	e xi	ii
A	ckno	wledgements xvi	ii
1	Inti	$\operatorname{roduction}$	1
	1.1	Design Representation	2
	1.2	Levels of abstraction	4
	1.3	Current design methodologies	6
	1.4	System-level methodology	0
	1.5	System specification and design	3
2	Mo	dels and Architectures 1	5
	2.1	Introduction	5
	2.2	Model taxonomy	9
	2.3	State-oriented models	0
		2.3.1 Finite-state machine	0
		2.3.2 Petri net	4
		2.3.3 Hierarchical concurrent finite-state machine 2	7
	2.4	Activity-oriented models	8
		2.4.1 Dataflow graph	8
		2.4.2 Flowcharts	1
	2.5	Structure-oriented models 3	9

iv		SPEC.	IFICATION AND DESIGN OF EMBEDDED SYSTEMS
		2.5.1	Component-connectivity diagram
	2.6	Data-o	oriented models
		2.6.1	Entity-relationship diagram
		2.6.2	Jackson's diagram
	2.7	Hetero	geneous models
		2.7.1	Control/data flow graph
		2.7.2	Structure chart
		2.7.3	Programming language paradigm
		2.7.4	Object-oriented model
		2.7.5	Program-state machine
		2.7.6	Queueing model
	2.8	Archite	ecture taxonomy
	2.9	Applic	ation-specific architectures
		2.9.1	Controller architecture
		2.9.2	Datapath architecture
		2.9.3	Finite-state machine with datapath 50
	2.10	Process	sors
		2.10.1	Complex instruction set computer
		2.10.2	Reduced instruction set computer $\dots \dots \dots$
		2.10.3	Vector machine
		2.10.4	Very long instruction word computer
	2.11	Paralle	el processors
	2.12	Conclu	sion
	2.13	Exercis	ses
3	Spec	cificati	on Languages 63
	3.1		uction
	3.2		eteristics of conceptual models
		3.2.1	Concurrency
		3.2.2	State transitions

V

		3.2.3	Hierarchy
		3.2.4	Programming constructs
		3.2.5	Behavioral completion
		3.2.6	Communication
		3.2.7	Synchronization
		3.2.8	Exception handling
		3.2.9	Non-determinism
		3.2.10	Timing
	3.3	Specifi	cation requirements for embedded systems
	3.4	Survey	of specification languages
		3.4.1	VHDL
		3.4.2	Verilog
		3.4.3	HardwareC
		3.4.4	CSP
		3.4.5	Statecharts
		3.4.6	SDL
		3.4.7	Silage
		3.4.8	Esterel
	3.5	SpecCl	narts
		3.5.1	Language description
		3.5.2	Embedded system specification in SpecCharts 108
		3.5.3	Equivalent graphical version
		3.5.4	Possible language extensions
	3.6	Conclu	sion and future directions
	3.7	Exercis	ses
4	A S	pecific	ation Example 117
	4.1	_	- uction
	4.2	Teleph	one answering machine
	4.3	Specifi	cation capture with SpecCharts

vi		$SPECIFICATION \ AND \ DESIGN \ OF \ EMBEDDED \ SYSTEMS$
	4.4	Sample testbench
	4.5	Advantages of executable specification
	4.6	Strengths of the PSM model
		$4.6.1 \text{Hierarchy} \dots \dots \dots \dots \dots \dots \dots 134$
		4.6.2 State transitions
		4.6.3 Programming constructs
		4.6.4 Concurrency
		$4.6.5 \text{Exception handling} \; . \; . \; . \; . \; . \; . \; . \; . \; . \; $
		4.6.6 Completion
		4.6.7 Equivalence of state decomposition and code 136
	4.7	Experiments
		4.7.1 Specification capture
		4.7.2 Specification comprehension
		4.7.3 Specification quantification
		4.7.4 Design quality
	4.8	Conclusion
	4.9	Exercises
5	Trai	nslation to VHDL 145
	5.1	Introduction
	5.2	State-transitions
	5.3	Message-passing communication
	9.9	5.3.1 Blocking message passing
		5.3.2 Non-blocking message passing
	5.4	Concurrency
	0.1	5.4.1 Dataflow
		5.4.2 Fork
	5.5	Exception handling
	5.6	Program-state machines to tasks
	σ . σ	1 rogram-state macmines to tasks

C	ONT.	ENTS	vi	i
		5.6.2	Algorithm	5
		5.6.3	Time-shift	7
		5.6.4	Synthesis	3
	5.7	Concl	usion and future directions	3
	5.8	Exerci	ses)
6	Sys	tem Pa	artitioning 171	_
	6.1	Introd	uction	L
	6.2	Struct	ural versus functional partitioning	2
		6.2.1	Structural partitioning	2
		6.2.2	Functional partitioning	ó
	6.3	Partit	ioning issues	3
		6.3.1	Specification abstraction-level	7
		6.3.2	Granularity)
		6.3.3	System-component allocation)
		6.3.4	Metrics and estimations)
		6.3.5	Objective functions and closeness functions	2
		6.3.6	Partitioning algorithms	3
		6.3.7	Output	1
		6.3.8	Flow of control and designer interaction	5
		6.3.9	Typical system configuration	3
	6.4	Basic	partitioning algorithms	3
		6.4.1	Random mapping	7
		6.4.2	Hierarchical clustering	7
		6.4.3	Multi-stage clustering)
		6.4.4	Group migration	L
		6.4.5	Ratio cut	1
		6.4.6	Simulated annealing	3
		6.4.7	Genetic evolution	3
		6.4.8	Integer linear programming)
		0.1.0	integer finear programming	200

vi	ii	SPEC	IFICATION AND DESIGN OF EMBEDDED SYSTEMS
	6.5	Functi	onal partitioning for hardware
		6.5.1	Yorktown Silicon Compiler
		6.5.2	BUD
		6.5.3	Aparty
		6.5.4	Other techniques
	6.6	Hardw	are/software partitioning algorithms
		6.6.1	Greedy algorithms
		6.6.2	Hill-climbing algorithms
		6.6.3	A binary constraint-search algorithm 217
	6.7	Functi	onal partitioning for systems
		6.7.1	Vulcan
		6.7.2	Cosyma
		6.7.3	SpecSyn
		6.7.4	Other techniques
	6.8	Explor	ing tradeoffs
	6.9	Conclu	usion and future directions
	6.10	Exerci	ses
7	Desi	ign Qu	ality Estimation 233
	7.1	Introd	uction
		7.1.1	Accuracy versus speed
		7.1.2	Fidelity of estimation
	7.2	Qualit	y metrics
		7.2.1	Hardware cost metrics
		7.2.2	Software cost metrics
		7.2.3	Performance metrics
		7.2.4	Other metrics
	7.3	Hardw	are estimation
		7.3.1	Hardware estimation model

CONTENTS	ix
001.121.15	111

		7.3.3 Control step estimation
		7.3.4 Execution time estimation
		7.3.5 Communication rate estimation
		7.3.6 Area estimation
		7.3.7 Pin estimation
	7.4	Software estimation
		7.4.1 Software estimation model
		7.4.2 Program execution time
		7.4.3 Program memory size
		7.4.4 Data memory size
	7.5	Estimation techniques in system-level tools
		7.5.1 BUD
		7.5.2 Aparty
		7.5.3 Vulcan
		7.5.4 SpecSyn
	7.6	Conclusion and future directions
	7.7	Exercises
8	\mathbf{Spe}	cification Refinement 309
	8.1	Introduction
	8.2	Refining variable groupings
		8.2.1 Variable folding
		8.2.2 Memory address translation
	8.3	Channel refinement
		8.3.1 Characterizing channels and buses
		8.3.2 Problem definition
		8.3.3 Bus generation
		8.3.4 Protocol generation
	8.4	Resolving access conflicts
		8.4.1 Arbitration models 330

X		SPECIFICATION AND DESIGN OF EMBEDDED SYSTEMS
		8.4.2 Arbitration schemes
		8.4.3 Arbiter generation
	8.5	Refining incompatible interfaces
		8.5.1 Problem definition
		8.5.2 Specifying communication protocols
		8.5.3 Interface process generation
		8.5.4 Other approaches for protocol compatibility 350
	8.6	Refining hardware/software interfaces
		8.6.1 Target architecture
		8.6.2 Variable distribution
		8.6.3 Interface generation
		8.6.4 Data access refinement
		8.6.5 Control access refinement
	8.7	Conclusion and future directions
	8.8	Exercises
9	\mathbf{Sys}	tem-Design Methodology 373
	9.1	Introduction
	9.2	Basic concepts
	9.3	An example design methodology
		9.3.1 Current practice
		9.3.2 System-level methodology
	9.4	A generic synthesis system
		9.4.1 System synthesis
		9.4.2 ASIC synthesis
		9.4.3 Logic and sequential synthesis
		9.4.4 Physical design
		9.4.5 Software synthesis
		9.4.6 System database
	9.5	Conceptualization environment for system design 397

CONTENTS	xi
9.6 Conclusion and future directions	
A Answering machine in English	405
B Answering machine in SpecCharts	409
Bibliography	424
Glossary	440
\mathbf{Index}	445

Preface

Rationale

In the last ten years, VLSI design technology, and the CAD industry in particular, have been very successful, enjoying an exceptional growth that has been paralleled only by the advances in IC fabrication. Since the design problems at the lower levels became humanly intractable and time consuming earlier than those at higher abstraction levels, researchers and the industry alike were forced to devote their attention first to problems such as circuit simulation, placement, routing and floorplanning. As these problems became more manageable, CAD tools for logic simulation and synthesis were developed successfully and introduced into the design process. As design complexities have grown and time-to-market requirements have shrunk drastically, both industry and academia have begun to focus on levels of design that are even higher than logic and layout. Since these higher levels of abstraction reduce by an order of magnitude the number of objects that a designer needs to consider, they have allowed industry to design and manufacture complex application specific integrated circuits (ASICs) in shorter periods of time.

Following in the footsteps of logic synthesis, behavioral synthesis has contributed to raising the abstraction levels in the design methodology. Behavioral synthesis, however, is used for the design of single ASICs. These ASICs, along with standard processors and memories, are used as components in systems whose design methodology requires even higher levels of abstraction. A system-level methodology focuses on the specification of systems in terms of computations to be executed on abstract data types, as well as the transformation or refinement of that specification into a set of connected components, including compiling software for

standard processors and synthesizing hardware for custom components. To this point, however, in spite of the fact that systems have been manufactured for years, industry and academia have not been sufficiently focused on developing and formalizing a system-level methodology, even though there is a clear need for it. In order to manage complexity and shorten design cycles, industry has recently focused on developing a coherent system-level design methodology.

The main reason for emphasizing more abstract, system-level methodology is the fact that high-level abstractions are closer to a designer's usual way of thinking. It would be difficult to imagine, for example, how a designer could specify, document and communicate a system design by means of a circuit schematic with 100,000 gates, or a logic description with 100,000 Boolean expressions. The more complex the design, the more difficult it is for the designer to comprehend its functionality when it is specified with circuit, logic or register-level schematics. On the other hand, when a system is described as a series of complex computations that operate on abstract data types and communicate results through abstract channels, the designer will find it much easier to specify and verify proper functionality and to evaluate various implementations using different technologies.

It must be acknowledged that research on system design did start many years ago; at the time, however, it remained rather focused to specific domains and communities. For example, the computer architecture community has considered ways of mapping computations and algorithms to different architectures, such as systolic arrays, hypercubes, multiprocessors, and massively parallel processors. The software engineering community has been developing methods for specifying and engineering software code. The CAD community has focused on system issues such as interface synthesis, memory management, specification capture and design exploration. However, many problems still remain open, the most important of which are the lack of a universally accepted theoretical framework and the lack of CAD environments that support system design methodologies. In spite of these open problems, system design technology has matured to the point that a book summarizing the basic concepts and results developed so far will help students and practitioners in system design. In this book, we have tried to include ideas and results from a wide variety of research projects. However, due to the PREFACE xv

relative youth of this field, we may have overlooked certain interesting and useful projects; for this we apologize in advance, and hope to hear about those projects so they may be incorporated into future editions. Also, there are several important system-level topics that, for various reasons, we have not been able to cover in detail here, including formal verification, design for test, and cosimulation. Nevertheless, we believe that a book on system specification and design will help the electronic system design automation (ESDA) community to grow and prosper in the future.

Audience

This book is intended for three different groups within the computer science and engineering communities. First, it should appeal to system designers and engineering managers, who may be interested in ASIC and system design methodology, software-hardware codesign and design process management. Second, this book can also be used by CAD-tool developers, who may want to use some of its concepts in existing or future tools for specification capture, design exploration, and system modeling and refinement. Finally, since this book surveys the basic concepts in system design and presents the principles of system-design methodologies, including software and hardware, it could also be valuable for an advanced undergraduate or graduate course targeting students who want to specialize in computer architecture, design automation and/or software engineering.

Textbook Organization

This book has been organized into nine chapters that can be divided into four parts. Chapters 1 and 2 present the basic issues in system design and discuss various conceptual models that can be used in capturing system behavior and its implementation. Chapters 3, 4, and 5 deal with the languages used for specifying system functionality, as well as with the different issues involved in verifying a system's functionality through simulation. Chapters 6, 7, and 8 provide a survey of algorithms and techniques for system partitioning, estimation and model refinement, and Chapter 9 combines all of these topics into a consistent design methodology, including a discussion of the general environments for system design.

Given an understanding of the basic concepts defined in Chapters 1 and 2, each chapter should be self-contained and can be read independently. We have used the same writing style and organization in each chapter of the book. A typical chapter includes an introductory example, defines the basic concepts and describes the main problems to be solved. It contains a description of several well-known algorithms or solutions to the problems that have been posed, and explains the advantages and disadvantages of each approach. Each chapter also includes a short survey of other work in the field and some open problems.

At the end of each chapter we have included several exercises, which are divided into three categories: homework problems, project problems and thesis problems. The homework problems are designed to test the reader's understanding of the basic material in the chapter. To solve the project problems, indicated by an asterisk, the reader will need a more thorough understanding of the topic based on some literature research; these problems may require several weeks of student work. The thesis problems, indicated by a double asterisk, are open problems that could result in an M.S. or even a Ph.D. thesis if researched thoroughly.

This book could be used in two different courses. One course, for example, could concentrate on system specification, documentation, and verification, omitting the algorithms in Chapter 6, 7, and 8. A second course could emphasize design methodology and design-exploration techniques, omitting the material on languages and simulation. In which ever way it is used, though, we feel that this book will help to fill the vacuum in computer science and engineering curricula where we should be teaching system design techniques in addition to covering material on circuit and logic design, and computer architecture.

We hope that the material selection and the writing style will approach your expectations; we welcome your suggestions and comments.

Daniel Gajski, Frank Vahid, Sanjiv Narayan, Jie Gong Irvine, California 1994