

Digital Design

Chapter 4: Datapath Components

Slides to accompany the textbook *Digital Design*, First Edition, by Frank Vahid, John Wiley and Sons Publishers, 2007. http://www.ddvahid.com

Copyright © 2007 Frank Vahid

Instructors of courses requiring Vahid's Digital Design textbook (published by John Wiley and Sons) have permission to modify and use these slides for customary course-related activities, subject to keeping this copyright notice in place and unmodified. These slides may be posted as <u>unanimated</u> pdf versions on publicly-accessible course websites. PowerPoint source (or pdf with animations) may <u>publicly accessible websites</u>, but may be posted for students on internal protected sites or distributed directly to students by other electronic means. Instructors may make printous for the slides available to students for a reasonable photocopying charge, without incurred provides. Any other use requires explicit permission. Instructors may obtain PowerPoint source or obtain special use permissions from Wiley – see http://www.ddvahid.com for information.

Introduction


- Chapters 2 & 3: Introduced increasingly complex digital building blocks
 - Gates, multiplexors, decoders, basic registers, and controllers
- Controllers good for systems with control inputs/outputs
 - Control input: Single bit (or just a few), representing environment event or state
 - e.g., 1 bit representing button pressed
 - Data input: Multiple bits collectively representing single entity
 - e.g., 7 bits representing temperature in binary
- Need building blocks for data
 - Datapath components, aka register-transfer-level (RTL) components, store/transform data
 - Put datapath components together to form a datapath
- This chapter introduces numerous datapath components, and simple datapaths
 - Next chapter will combine controllers and datapaths into "processors"




Note: Slides with animation are denoted with a small red "a" near the animated items


2


4.1








Basic Example Using Registers ld This example will show how registers load simultaneously Q3 Q2 Q1 Q0 on clock cycles - Notice that all load inputs set to 1 in this example -- just for demonstration purposes 12 11 10 ld I3 12 R1 Q3 Q2 Q1 Q0 Q3 Q2 Q1 Q0 Digital Design Copyright © 2006 Frank Vahid



















Shift Register

- To allow register to either shift or retain, use 2x1 muxes
 - shr: 0 means retain, 1 shift
 - shr_in: value to shift in
 - May be 0, or 1
- Note: Can easily design shift register that shifts left instead








 Rotate right: Like shift right, but leftmost bit comes from rightmost bit















Register Operation Table

- · Register operations typically shown using compact version of table
 - X means same operation whether value is 0 or 1
 - One X expands to two rows
 - Two Xs expand to four rows
 - Put highest priority control input on left to make reduced table simple





19


Register Design Process


 Can design register with desired operations using simple four-step process

TABLE 4.1 Four-step process for designing a multifunction register.


	Step	Description
1.	Determine mux size	Count the number of operations (don't forget the maintain present value operation!) and add in front of each flip-flop a mux with at least that number of inputs.
2.	Create mux operation table	Create an operation table defining the desired operation for each possible value of the mux select lines.
3.	Connect mux inputs	For each operation, connect the corresponding mux data input to the appropriate external input or flip-flop output (possibly passing through some logic) to achieve the desired operation.
4.	Map control lines	Create a truth table that maps external control lines to the internal mux select lines, with appropriate priorities, and then design the logic to achieve that mapping










4.3 **Adders** Adds two N-bit binary numbers Outputs Inputs a0 b1 - 2-bit adder: adds two 2-bit numbers, 0 0 0 0 0 0 0 0 outputs 3-bit result 0 0 0 - e.g., 01 + 11 = 100 (1 + 3 = 4)Can design using combinational design process of Ch 2, but doesn't 0 work well for reasonable-size N 0 0 0 - Why not? 1 0 1 0 0 0 Digital Design Copyright © 2006 Frank Vahid



Alternative Method to Design an Adder: Imitate Adding by Hand • Alternative adder design: mimic how people do addition by hand • One column at a time - Compute sum, add carry to next column Digital Design Copyright © 2006 Frank Vahid









Carry-Ripple Adder

- Using half-adder and full-adders, we can build adder that adds like we would by hand
- Called a carry-ripple adder
 - 4-bit adder shown: Adds two 4-bit numbers, generates 5-bit output
 - 5-bit output can be considered 4-bit "sum" plus 1-bit "carry out"
 - Can easily build any size adder







Digital Design Copyright © 2006 Frank Vahid

29


Carry-Ripple Adder


- Using full-adder instead of half-adder for first bit, we can include a "carry in" bit in the addition
 - Will be useful later when we connect smaller adders to form bigger adders


















Adder Example: DIP-Switch-Based Adding Calculator

- To prevent spurious values from appearing at output, can place register at output
 - Actually, the light flickers from spurious values would be too fast for humans to detect
 but the principle of registering outputs to avoid spurious values being read by external devices (which normally aren't humans) applies here.





Adder Example: Compensating Weight Scale


- Weight scale with compensation amount of 0-7
 - To compensate for inaccurate sensor due to physical wear
 - Use 8-bit adder

Digital Design

Copyright © 2006 Frank Vahid











- Four registers storing a history of temperatures
- Want to output the average of those temperatures
- Add, then divide by four
 - Same as shift right by 2
 - Use three adders, and right shift by two







4.5 **Comparators** N-bit equality comparator. Outputs 1 if two N-bit numbers are equal - 4-bit equality comparator with inputs A and B • a3 must equal b3, a2 = b2, a1 = b1, a0 = b0 - Two bits are equal if both 1, or both 0 - eq = (a3b3 + a3'b3') * (a2b2 + a2'b2') * (a1b1 + a1'b1') * (a0b0 + a0'b0')• Recall that XNOR outputs 1 if its two input bits are the same - eq = (a3 xnor b3) * (a2 xnor b2) * (a1 xnor b1) * (a0 xnor b0) **0110** = 0111 ? a3a2a1a0 b3b2b1b0 4-bit equality comparator (b) () eq Digital Design Copyright © 2006 Frank Vahid

Magnitude Comparator

- N-bit magnitude comparator:
 Indicates whether A>B, A=B, or
 A<B, for its two N-bit inputs A and B</p>
 - How design? Consider how compare by hand. First compare a3 and b3. If equal, compare a2 and b2. And so on. Stop if comparison not equal -whichever's bit is 1 is greater. If never see unequal bit pair, A=B.


A=1011 B=1001

1011 1001 Equal
1011 1001 Equal
1011 1001 Unequal
So A > B




Magnitude Comparator

- By-hand example leads to idea for design
 - Start at left, compare each bit pair, pass results to the right
 - Each bit pair called a stage
 - Each stage has 3 inputs indicating results of higher stage, passes results to lower stage





Magnitude Comparator



- Each stage:
 - out_gt = in_gt + (in_eq * a * b')
 - A>B (so far) if already determined in higher stage, or if higher stages equal but in this stage a=1 and b=0
 - out_lt = in_lt + (in_eq * a' * b)
 - A<B (so far) if already determined in higher stage, or if higher stages equal but in this stage a=0 and b=1
 - out_eq = in_eq * (a XNOR b)
 - A=B (so far) if already determined in higher stage and in this stage a=b too
 - Simple circuit inside each stage, just a few gates (not shown)








Magnitude Comparator Example: Minimum of Two Numbers Design a combinational component that computes the minimum of two 8-bit numbers - Solution: Use 8-bit magnitude comparator and 8-bit 2x1 mux • If A<B, pass A through mux. Else, pass B.

01111111

47




(a)


Digital Design Copyright © 2006


Frank Vahid

Incrementer

- Counter design used incrementer
- Incrementer design
 - Could use carry-ripple adder with B input set to 00...001
 - But when adding 00...001 to another number, the leading 0's obviously don't need to be considered -- so just two bits being added per column
 - Use half-adders (adds two bits) rather than full-adders (adds three bits)









Incrementer


- Can build faster incrementer using combinational logic design process
 - Capture truth table
 - Derive equation for each output
 - c0 = a3a2a1a0
 - ...
 - s0 = a0'
 - Results in small and fast circuit
 - Note: works for small N -- larger N leads to exponential growth, like for N-bit adder

Inputs				Outputs					
	· · · · · · · · · · · · · · · · · · ·								
_	а3	a2	a1	a0	c0	s3	s2	s1	s0
	0	0	0	0	0	0	0	0	1
	0	0	0	1	0	0	0	1	0
	0	0	1	0	0	0	0	1	1
	0	0	1	1	0	0	1	0	0
	0	1	0	0	0	0	1	0	1
	0	1	0	1	0	0	1	1	0
	0	1	1	0	0	0	1	1	1
	0	1	1	1	0	1	0	0	0
	1	0	0	0	0	1	0	0	1
	1	0	0	1	0	1	0	1	0
	1	0	1	0	0	1	0	1	1
	1	0	1	1	0	1	1	0	0
	1	1	0	0	0	1	1	0	1
	1	1	0	1	0	1	1	1	0
	1	1	1	0	0	1	1	1	1
	1	1	1	1	1	0	0	0	0




Counter Example: Mode in Above-Mirror Display

- Recall above-mirror display example from Chapter 2
 - Assumed component that incremented xy input each time button pressed: 00, 01, 10, 11, 00, 01, 10, 11, 00, ...
 - Can use 2-bit up-counter
 - Assumes mode=1 for just one clock cycle during each button press
 - Recall "Button press synchronizer" example from Chapter 3




Counter Example: 1 Hz Pulse Generator Using 256 Hz Oscillator

- Suppose have 256 Hz oscillator, but want 1 Hz pulse
 - 1 Hz is 1 pulse per second
 useful for keeping time
 - Design using 8-bit upcounter, use to output as pulse
 - Counts from 0 to 255 (256 counts), so pulses to every 256 cycles






Down-Counter 4-bit down-counter 4-bit down-counter - 1111, 1110, 1101, 1100, ..., 0011, 0010, 0001, 0000, cnt ld 1111, ... 4-bit register - Terminal count is 0000 • Use NOR gate to detect - Need decrementer (-1) design like designed incrementer Digital Design Copyright © 2006 Frank Vahid



Counter Example: Light Sequencer

- Illuminate 8 lights from right to left, one at a time, one per second
- Use 3-bit up-counter to counter from 0 to 7
- Use 3x8 decoder to illuminate appropriate light
- Note: Used 3-bit counter with 3x8 decoder
 - NOT an 8-bit counter why not?




Digital Design Copyright © 2006 Frank Vahid

55

Counter with Parallel Load

- Up-counter that can be loaded with external value
 - Designed using 2x1 mux
 Id input selects
 incremented value or
 external value
 - Load the internal register when loading external value or when counting






Counter with Parallel Load


- Useful to create pulses at specific multiples of clock
 - Not just at N-bit counter's natural wrap-around of 2N
- Example: Pulse every 9 clock cycles
 - Use 4-bit down-counter with parallel load
 - Set parallel load input to 8 (1000)
 - Use terminal count to reload
 - · When count reaches 0, next cycle loads 8.
 - Why load 8 and not 9? Because 0 is included in count sequence:
 - 8, 7, 6, 5, 4, 3, 2, 1, $0 \rightarrow 9$ counts






Counter Example: New Year's Eve Countdown Display

- Chapter 2 example previously used microprocessor to counter from 59 down to 0 in binary
- Can use 8-bit (or 7- or 6-bit) down-counter instead, initially loaded with





- U.S. electricity standard uses 60 Hz signal
 - Device may convert that to 1 Hz signal to count seconds
- Use 6-bit up-counter
 - Can count from 0 to 63
 - Create simple logic to detect 59 (for 60 counts)
 - Use to clear the counter back to 0 (or to load 0)






59

Timer

- A type of counter used to measure time
 - If we know the counter's clock frequency and the count, we know the time that's been counted
- Example: Compute car's speed using two sensors
 - First sensor (a) clears and starts timer
 - Second sensor (b) stops timer
 - Assuming clock of 1kHz, timer output represents time to travel between sensors. Knowing the distance, we can compute speed



Multiplier - Array Style

- · Can build multiplier that mimics multiplication by hand
 - Notice that multiplying multiplicand by 1 is same as ANDing with 1

```
0110 (the top number is called the multiplicand)
0011 (the bottom number is called the multiplier)
---- (each row below is called a partial product)
0110 (because the rightmost bit of the multiplier is 1, and 0110*1=0110)
0100 (because the second bit of the multiplier is 1, and 0110*1=0110)
0000 (because the third bit of the multiplier is 0, and 0110*0=0000)
+0000 (because the leftmost bit of the multiplier is 0, and 0110*0=0000)
------
00010010 (the product is the sum of all the partial products: 18, which is 6*3)
```



61


4.7


Multiplier - Array Style

· Generalized representation of multiplication by hand


```
a3
                      a 2
                                 a 0
                            a 1
               x b3
                      b2
                                 b0
                            b1
                 b0a3 b0a2 b0a1 b0a0
                                         (pp1)
            b1a3 b1a2 b1a1 b1a0
                                 0
                                         (pp2)
       b2a3 b2a2 b2a1 b2a0
                                   0
                                         (pp3)
+ b3a3 b3a2 b3a1 b3a0
                              0
                                   0
                                         (pp4)
                  рЗ
                        р2
p7 p6
        р5
             р4
                             р1
                                  p0
```








Subtractor Example: DIP-Switch Based Adding/Subtracting Calculator Extend earlier calculator example - Switch f indicates whether want to 8 add (f=0) or B ci 0 B wi subtract (f=1) Α 8-bit adder 8-bit subtractor - Use subtractor and wo 2x1 mux 8 2x1 1 0 **/**/8 8-bit register CALC **∤**8 00000 LEDs Digital Design Copyright © 2006 Frank Vahid



Subtractor Example: Color Space Converter – RGB to CMYK

- Printers must quickly convert RGB to CMY
 - C=255-R, M=255-G, Y=255-B
 - Use subtractors as shown





67

Subtractor Example: Color Space Converter – RGB to CMYK

- Try to save colored inks
 - Expensive
 - Imperfect mixing C, M, Y doesn't yield good-looking black
- Solution: Factor out the black or gray from the color, print that part using black ink
 - e.g., CMY of (250,200,200)= (200,200,200) + (50,0,0).
 - (200,200,200) is a dark gray use black ink






Subtractor Example: Color Space Converter – RGB to CMYK

- · Call black part K
 - (200,200,200): K=200
 - (Letter "B" already used for blue)
- Compute minimum of C, M, Y values
 - Use MIN component designed earlier, using comparator and mux, to compute K
 - Output resulting K value, and subtract K value from C, M, and Y values
 - Ex: Input of (250,200,200) yields output of (50,0,0,200)






Representing Negative Numbers: Two's Complement

- Negative numbers common
 - How represent in binary?
- Signed-magnitude
 - Use leftmost bit for sign bit
 - So -5 would be:
 1101 using four bits
 10000101 using eight bits
- Better way: Two's complement
 - Big advantage: Allows us to perform subtraction using addition
 - Thus, only need adder component, no need for separate subtractor component!



Ten's Complement

- Before introducing two's complement, let's consider ten's complement
 - But, be aware that computers DO NOT USE TEN'S COMPLEMENT. Introduced for intuition only.
 - Complements for each base ten number shown to right – Complement is the number that when added results in 10






71

72

Ten's Complement

- Nice feature of ten's complement
 - Instead of subtracting a number, adding its complement results in answer exactly 10 too much
 - So just drop the 1 results in subtracting using addition only complements



Two's Complement is Easy to Compute: Just Invert Bits and Add 1

- Hold on!
 - Sure, adding the ten's complement achieves subtraction using addition only
 - But don't we have to perform subtraction to have determined the complement in the first place? e.g., we only know that the complement of 4 is 6 by subtracting 10-4=6 in the first place.
- True but in binary, it turns out that the two's complement can be computed easily
 - Two's complement of 011 is 101, because 011 + 101 is 1000
 - Could compute complement of 011 as 1000 011 = 101
 - Easier method: Just invert all the bits, and add 1
 - The complement of 011 is 100+1 = 101 -- it works!
- Q: What is the two's complement of 0101? A: 1010+1=1011

(check: 0101+1011=10000)

Q: What is the two's complement of 0011? Δ . 1


A: 1100+1=1101



73


Two's Complement Subtractor Built with an Adder

- · Using two's complement
 - A B = A + (-B)
 - = A + (two's complement of B)
 - = A + invert_bits(B) + 1
- So build subtractor using adder by inverting B's bits, and setting carry in to 1





Adder/Subtractor Adder/subtractor: control input determines whether add or subtract Ñ-bit - Can use 2x1 mux - sub input 0 1 \N-bit 2×1 passes either B or inverted B - Alternatively, can use XOR gates - if sub input is 0, B's Adder cin adder's B inputs bits pass through; if sub input s1 (b) (a) is 1, XORs invert B's bits Digital Design Copyright © 2006 Frank Vahid



Overflow


- Sometimes result can't be represented with given number of bits
 - Either too large magnitude of positive or negative
 - e.g., 4-bit two's complement addition of 0111+0001 (7+1=8). But 4-bit two's complement can't represent number >7
 - 0111+0001 = 1000 WRONG answer, 1000 in two's complement is -8, not +8
 - Adder/subtractor should indicate when overflow has occurred, so result can be discarded



77

Detecting Overflow: Method 1

- Assuming 4-bit two's complement numbers, can detect overflow by detecting when the two numbers' sign bits are the same but are different from the result's sign bit
 - If the two numbers' sign bits are different, overflow is impossible
 - Adding a positive and negative can't exceed largest magnitude positive or negative
- Simple circuit
 - overflow = a3'b3's3 + a3b3s3'
 - Include "overflow" output bit on adder/subtractor sign bits






If the numbers' sign bits have the same value, which differs from the result's sign bit, overflow has occurred.

Detecting Overflow: Method 2

- Even simpler method: Detect difference between carry-in to sign bit and carry-out from sign bit
- Yields simpler circuit: overflow = c3 xor c4



If the carry into the sign bit column differs from the carry out of that column, overflow has occurred.



79

4.9

Arithmetic-Logic Unit: ALU


TABLE 4.2 Desired calculator operations


- ALU: Component that can perform any of various arithmetic (add, subtract, increment, etc.) and logic (AND, OR, etc.) operations, based on control inputs
- Motivation:
 - Suppose want multifunction calculator that not only adds and subtracts, but also increments, ANDs, ORs, XORs, etc.


Sample output if Operation A=00001111. B=00000101 0 0 0 S=00001010 S = A - B0 0 1 S = A + 1S=00010000 0 1 0 S=00001111 1 1 S = A AND B (bitwise AND) S=00000101 0 0 0 1 S = A OR B(bitwise OR) S=00001111 S = A XOR B (bitwise XOR) S=00001010 1 1 0 S = NOT A (bitwise complement) S=11110000





80




















Chapter Summary

- · Need datapath components to store and operate on multibit data
 - Also known as register-transfer-level (RTL) components
- · Components introduced
 - Registers
 - Shifters
 - Adders
 - Comparators
 - Counters
 - Multipliers
 - Subtractors
 - Arithmetic-Logic Units
 - Register Files
- Next, we'll combine knowledge of combinational logic design, sequential logic design, and datapath components, to build digital circuits that can perform general and powerful computations

