


Digital Design


Chapter 3: Sequential Logic Design -- Controllers


Slides to accompany the textbook *Digital Design*, First Edition, by Frank Vahid, John Wiley and Sons Publishers, 2007. http://www.ddvahid.com


Copyright © 2007 Frank Vahid


Instructors of courses requiring Vahid's Digital Design textbook (published by John Wiley and Sons) have permission to modify and use these slides for customary course-related activities, subject to keeping this copyright notice in place and unmodified. These slides may be posted as <u>unanimated</u> pdf versions on publicly-accessible course websites. PowerPoint source (or pdf with animations) may <u>publicly accessible websites</u>, but may be posted for students on internal protected sites or distributed directly to students by other electronic means. Instructors may make printous for the slides available to students for a reasonable photocopying charge, without incurred provides. Any other use requires explicit permission. Instructors may obtain PowerPoint source or obtain special use permissions from Wiley – see http://www.ddvahid.com for information.
















Problem with SR Latch


- Problem not just one of a user pressing two buttons at same time
- Can also occur even if SR inputs come from a circuit that supposedly never sets S=1 and R=1 at same time
 - But does, due to different delays of different paths





The longer path from X to R than to S causes SR=11 for short time – could be long enough to cause oscillation


























- Solves problem of not knowing through how many latches a signal travels when C=1
 - Clk_B
 - Why? Because on rising edge of Clk, all four flip-flops are loaded simultaneously -- then all four no longer pay attention to their input, until the next rising edge. Doesn't matter how long Clk is 1.






D Latch vs. D Flip-Flop

- Latch is level-sensitive: Stores D when C=1
- Flip-flop is edge triggered: Stores D when C changes from
 - Saying "level-sensitive latch," or "edge-triggered flip-flop," is redundant
 - Two types of flip-flops -- rising or falling edge triggered.
- Comparing behavior of latch and flip-flop:

Frank Vahid



Flight-Attendant Call Button Using D Flip-Flop D flip-flop will store bit Call Blue Flight button light Inputs are Call, Cancel, and present value attendant call-button Cancel _ of D flip-flop, Q system button Truth table shown below Call Cancel Q D Preserve value: if 0 0 0 Circuit derived from truth table, Q=0, make D=0; if using Chapter 2 combinational 0 1 1 Q=1, make D=1 logic design process 0 1 0 0 Cancel -- make Call but ton Blue 0 1 0 1 Q' D=0light Cancel Car 0 0 1 Call -- make D=1 0 1 1 1 1 0 Let's give priority to Call -- make 1 1 1 D=1 Digital Design Copyright © 2006 Frank Vahid 18






Feature: S=1 sets Q to 1, R=1 resets Q to 0. Problem: SR=11 yield undefined Q.



Feature: S and R only have effect when C=1. We can design outside circuit so SR=11 never happens when C=1. Problem: avoiding SR=11 can be a burden.



Feature: SR can't be 11 if D is stable before and while C=1, and will be 11 for only a brief glitch even if D changes while C=1. Problem: C=1 too long propagates new values through too many latches: too short may not enable a store.



Feature: Only loads D value present at rising clock edge, so values can't propagate to other flip-flops during same clock cycle. Tradeoff: uses more gates internally than D latch, and requires more external gates than SR – but gate count is less of an issue today.


 We considered increasingly better bit storage until we arrived at the robust D flip-flop bit storage



19

Basic Register

- Typically, we store multi-bit items
 - e.g., storing a 4-bit binary number
- Register: multiple flip-flops sharing clock signal
 - From this point, we'll use registers for bit storage
 - · No need to think of latches or flip-flops
 - But now you know what's inside a register








Example Using Registers: Temperature Display

- Temperature history display
 - Sensor outputs temperature as 5-bit binary number
 - Timer pulses C every hour
 - Record temperature on each pulse, display last three recorded values




(In practice, we would actually avoid connecting the timer output C to a clock input, instead only connecting an oscillator output to a clock input.)



21


Example Using Registers: Temperature Display


• Use three 5-bit registers



Finite-State Machines (FSMs) and Controllers

- Want sequential circuit with particular behavior over time
- Example: Laser timer
 - Push button: x=1 for 3 clock cycles
 - How? Let's try three flip-flops
 - b=1 gets stored in first D flip-flop
 - Then 2nd flip-flop on next cycle, then 3rd flip-flop on next
 - OR the three flip-flop outputs, so x should be 1 for three cycles







23

3.3


Need a Better Way to Design Sequential Circuits

- Trial and error is not a good design method
 - Will we be able to "guess" a circuit that works for other desired behavior?
 - How about counting up from 1 to 9? Pulsing an output for 1 cycle every 10 cycles? Detecting the sequence 1 3 5 in binary on a 3-bit input?
 - And, a circuit built by guessing may have undesired behavior
 - Laser timer: What if press button again while x=1? x then stays one another 3 cycles. Is that what we want?
- Combinational circuit design process had two important things
 - 1. A formal way to describe desired circuit behavior
 - Boolean equation, or truth table
 - 2. A well-defined process to convert that behavior to a circuit
- We need those things for sequence circuit design







- behavior of sequential circuit
 - Akin to Boolean equations for combinational behavior
- List states, and transitions among states
 - Example: Make x change toggle (0 to 1, or 1 to 0) every clock cycle
 - Two states: "Off" (x=0), and "On" (x=1)
 - Transition from Off to On, or On to Off, on rising clock edge Outputs
 - Arrow with no starting state points to initial state (when circuit first starts)



Digital Design Copyright © 2006 Frank Vahid


FSM Example: 0,1,1,1,repeat Want 0, 1, 1, 1, 0, 1, 1, 1, ... Outputs: x - Each value for one clock cycle x=0 x=1 x=1 x=1 Off On1 On3 Can describe as FSM On2 - Four states clk^ - Transition on rising clock edge to next state State Off On1On2On3 Off On1On2On3 Off Outputs: Digital Design Copyright © 2006 Frank Vahid 26





FSM Definition

- FSM consists of
 - Set of states
 - Ex: {Off, On1, On2, On3}
 - Set of inputs, set of outputs
 - Ex: Inputs: {x}, Outputs: {b}
 - Initial state
 - Ex: "Off"
 - Set of transitions
 - · Describes next states
 - Ex: Has 5 transitions
 - Set of actions
 - · Sets outputs while in states
 - Ex: x=0, x=1, x=1, and x=1



We often draw FSM graphically, known as **state diagram**


Can also use table (state table), or textual languages




29


FSM Example: Secure Car Key

- Many new car keys include tiny computer chip
 - When car starts, car's computer (under engine hood) requests identifier from key
 - Key transmits identifier
 - If not, computer shuts off car
- FSM
 - Wait until computer requests ID (a=1)
 - Transmit ID (in this case, 1101)










Improve FSM for Code Detector Inputs: s,r,g,b,a; Outputs: u Wait Start Red1 Blue Green Red2 ď u=0 u=0 u=0 u=1 Note: small problem still remains; we'll discuss later New transition conditions detect if wrong button pressed, returns to "Wait" FSM provides formal, concrete means to accurately define desired behavior Digital Design Copyright © 2006 Frank Vahid



Controller Design

• Five step controller design process

	Step	Description
Step 1	Capture the FSM	Create an FSM that describes the desired behavior of the controller.
Step 2	Create the architecture	Create the standard architecture by using a state register of appropriate width, and combinational logic with inputs being the state register bits and the FSM inputs and outputs being the next state bits and the FSM outputs.
Step 3	Encode the states	Assign a unique binary number to each state. Each binary number representing a state is known as an <i>encoding</i> . Any encoding will do as long as each state has a unique encoding.
Step 4	Create the state table	Create a truth table for the combinational logic such that the logic will generate the correct FSM outputs and next state signals. Ordering the inputs with state bits first makes this truth table describe the state behavior, so the table is a state table.
Step 5	Implement the combinational logic	Implement the combinational logic using any method.


Digital Design Copyright © 2006 Frank Vahid

35


3.4


Controller Design: Laser Timer Example


- Step 1: Capture the FSM
 - Already done
- Step 2: Create architecture
 - 2-bit state register (for 4 states)
 - Input b, output x
 - Next state signals n1, n0
- Step 3: Encode the states
 - Any encoding with each state unique will work



















Controller Example: **Button Press Synchronizer** cycle1 cycle2 cycle3 cycle4 Inputs: Button press bo synchronizer Outputs: controller Want simple sequential circuit that converts button press to single cycle duration, regardless of length of time that button actually pressed - We assumed such an ideal button press signal in earlier example, like the button in the laser timer controller Digital Design Copyright © 2006 Frank Vahid











Verifying Correct Transition Properties

- Can verify using Boolean algebra
 - Only one condition true: AND of each condition pair (for transitions leaving a state) should equal 0 → proves pair can never simultaneously be true
 - One condition true: OR of all conditions of transitions leaving a state) should equal 1 → proves at least one condition must be true
 - Example



Answer:

a * a'b = (a * a') * b= 0 * b= 0OK! a + a'b

= a*(1+b) + a'b= a + ab + a'b= a + (a+a')b= a + bFails! Might not be 1 (i.e., a=0,

b=0)

Q: For shown transitions, prove whether:

- * Only one condition true (AND of each pair is always 0)
- * One condition true (OR of all transitions is always 1)




Evidence that Pitfall is Common

Wait

(Start

Red1

- Recall code detector FSM
 - We "fixed" a problem with the transition conditions
 - Do the transitions obey the two required transition properties? u=0ar
 - Consider transitions of state Start, and the "only one true" property



= ar(b+g)Fails! Means that two of Start's (likewise for ab, ag, ar) transitions could be true

Intuitively: press red and blue buttons at same time: conditions ar, and a(r'+b+g) will both be true. Which one should be taken?

Green

Q: How to solve?

A: ar should be arb'g'


a

Note: As evidence the pitfall is common, we admit the mistake was not intentional. A reviewer of the book caught it.

48

Red2






More on Flip-Flops and Controllers


- Other flip-flop types
 - SR flip-flop: like SR latch, but edge triggered
 - JK flip-flop: like SR (S→J, R→K)
 - But when JK=11, toggles
 - 1→0, 0→1
 - T flip-flop: JK with inputs tied together
 - Toggles on every rising clock edge
 - Previously utilized to minimize logic outside flip-flop
 - · Today, minimizing logic to such extent is not as important
 - D flip-flops are thus by far the most common



50

3.5





Metastability


- One flip-flop doesn't completely solve problem
- How about adding more synchronizer flip-flops?
 - Helps, but just decreases probability of metastability
- So how solve completely?

Digital Design

Frank Vahid

- Can't! May be unsettling to new designers. But we just can't guarantee a design that won't ever be metastable. We can just minimize the mean time between failure (MTBF) -- a number often given along with a circuit


Probability of flip-flop being metastable is...



Flip-Flop Set and Reset Inputs Some flip-flops have additional inputs - Synchronous reset: clears Q to 0 on next clock edge - Synchronous set: sets Q to 1 on cycle 1 cycle 2 cycle 3 next clock edge Asynchronous reset: clear Q to 0 immediately (not dependent on clock edge) • Example timing diagram shown - Asynchronous set: set Q to 1 immediately Digital Design Copyright © 2006 Frank Vahid 54

Initial State of a Controller

- All our FSMs had initial state
 - But our sequential circuit designs did not
 - Can accomplish using flip-flops with reset/set inputs
 - Shown circuit initializes flip-flops to 01
 - Designer must ensure reset input is 1 during power up of circuit
 - By electronic circuit design






Glitching

- Glitch: Temporary values on outputs that appear soon after input changes, before stable new output values
- Designer must determine whether glitching outputs may pose a problem
 - If so, may consider adding flip-flops to outputs
 - Delays output by one clock cycle, but may be OK



Active Low Inputs

- We've assumed input action occur when input is 1
 - Some inputs are instead active when input is 0 -- "active low"
 - Shown with inversion bubble
 - So to reset the shown flip-flop, set R=0. Else, keep R=1.





57

Chapter Summary

- Sequential circuits
 - Have state
- Created robust bit-storage device: D flip-flop
 - Put several together to build register, which we used to hold state
- Defined FSM formal model to describe sequential behavior
 - Using solid mathematical models -- Boolean equations for combinational circuit, and FSMs for sequential circuits -- is very important.
- Defined 5-step process to convert FSM to sequential circuit
 - Controller
- So now we know how to build the class of sequential circuits known as controllers

